2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
Analog Bits to present half-power, multi-protocol SERDES at TSMC Open Innovation Platform Ecosystem Forum
Santa Clara, CA, September 16, 2015 – Analog Bits will be presenting the latest in low-power, multi-standard SERDES products at the TSMC Open Innovation Platform (OIP) Ecosystem Forum. These licensable IP solutions can reduce power SERDES consumption by 50% and more over other alternatives, while concurrently supporting multiple standards such as PCIe Gen3/4, HMC 2.0, 10G-KR and others - across a range of speeds. These products simplify SOC integration for multi-standard applications while also dramatically reducing power consumption, reducing risk and providing increased product flexibility. Furthermore, Analog Bits will be demonstrating IP products designed for TSMC’s 16nm FinFET process technology.
WHAT: Half-power, multi-protocol SERDES IP products
SERDES IP ProductsClocking IP Products
- Half-power SERDES IP supporting PCIe Gen 3/4, HMC 2.0, 10G-KR
Sensors IP Products
- Wide range, Fine resolution and Customizable PLL & DLL IP cores
- On-die sensors for real-time monitoring of Process, Voltage and Temperature (PVT)
WHEN: September 17, 2015
WHERE:
11:00 - 11:30AM: IP Track: Case Study of 16FF+ Half Power, Multi-Protocol SERDES
9:00 - 6:30PM: Demonstration of Half Power SERDES at Booth 602
TSMC 2015 Open Innovation Platform Ecosystem Forum
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, CA 95054
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
|
Related News
- Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |