Process Detector (For DVFS and monitoring process variation)
Mentor Graphics Acquires Calypto Design Systems
WILSONVILLE, Ore., Sept. 16, 2015 -- Mentor Graphics Corporation today announced that it has acquired its majority-owned subsidiary, Calypto Design Systems, Inc.
Calypto will be merged into Mentor as a standalone business unit, an organizational decision demonstrating Mentor's commitment to the future potential of Calypto's products and technologies.
Badru Agarwala, a pioneer in design and verification improvements and the former CEO of both Axiom Design Automation and Frontline Design Automation, will assume the role of General Manager of the Calypto business unit.
Accelerating the Momentum
When the Catapult® technology and resources were originally transferred to Calypto in 2011, it was with the goal of creating an integrated high-level synthesis (HLS) and C-to-RTL verification flow. Four years later this goal has been accomplished. During that time Catapult became the only HLS tool that can automatically generate production-quality RTL from a C/C++ and SystemC description, establishing Catapult as the technology and market leader. The readiness of customers such as Google, NVIDIA, Qualcomm, and ST Microelectronics to publicly discuss their production results using Catapult at events like the Design Automation Conference (DAC) shows just how impactful the technology is.
The successful integration of Catapult with Calypto's SLEC® technology will provide customers with the best solution for C-to-RTL verification regardless of their system-level design language of choice.
Calypto's power optimization platform, PowerPro® is seeing strong adoption at leading edge semiconductor companies. PowerPro is a full suite of RTL power optimization tools featuring new RTL power analysis capabilities, production-proven optimization techniques for reducing dynamic and leakage power in the logic, memory, and embedded processor section of a SoC, and is the only solution that provides sequential formal equivalence checking.
"Calypto has been on a great path with its superior technology," stated Badru Agarwala, general manager of the Calypto business unit at Mentor Graphics. "The Catapult LP flow integrates power optimization technology in HLS and provides the foundation for what the industry is seeking – a fully integrated flow from C to power-optimized RTL. Calypto has been working with leading customers to solve the challenges of FinFET-based design, and its newest power product will be a breakthrough in design-for-low power. The combination of Calypto's amazing engineering resources and Mentor's worldwide field organization and market leadership will accelerate the adoption and make sure that we accelerate the momentum."
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
|
Related News
- Mentor Graphics Acquires Galaxy Semiconductor
- Mentor Graphics Acquires Tanner EDA
- Mentor Graphics Acquires Flexras Technologies
- Mentor Graphics Expands Automotive Portfolio, Acquires XS Embedded to Reduce Time to Start of Production (SOP)
- Mentor Graphics Acquires Berkeley Design Automation to Advance Nanometer Analog/Mixed-Signal Verification
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |