NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
China Warms Up, Slowly, to FD-SOI
8 key FD-SOI stakeholders best positioned to answer 3 FD-SOI FAQs
Junko Yoshida, EETimes
9/17/2015 05:23 PM EDT
SHANGHAI — China is not exactly falling in love with fully depleted silicon on insulator (FD-SOI) technology, but it became clear at the Shanghai FD-SOI Forum this week that the semiconductor industry in Asia is warming up to the idea.
Participants spent little time arguing over the technical merits of FD-SOI in ultra-low power products. As Sanjay Jha, CEO of Globalfoundries, told EE Times, “Nobody is challenging us on the technical validity of FD-SOI.”
Instead, they posed pointed questions on three issues: 1) Who will deliver a family of IP tailored for FD-SOI? 2) What will the ‘entry cost’ be for designing chips on FD-SOI? 3) Do FD-SOI promoters have a technology roadmap beyond 22nm node?
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- BrainChip Collaborates with Chelpis-Mirle on Security Solution
- VeriSilicon Launches the Industry-Leading Automotive-Grade Intelligent Driving SoC Design Platform
- New Audio Sample Rate Converter (ASRC) IP Core from CAST Offers Versatility with High Fidelity
- NEXT Semiconductor Technologies Collaborates with BAE Systems to Develop Next Generation Space-Qualified Chips
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- Baya Systems, Imagination Technologies and Andes Technology to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium