Exostiv Labs announces the availability of its 'EXOSTIV' solution for FPGA debug.
October 14, 2015 -- Exostiv Labs (formerly ‘Yugo Systems’) (www.exostivlabs.com) has launched ‘EXOSTIV’, the company’s flagship solution that provides a breakthrough visibility on FPGA during debug and verification in the lab.
During the first quarters of 2015, EXOSTIV was demonstrated to key players of the industry using FPGA as a target technology or as a prototyping solution for their products.
‘This has been an exciting year for us. We have met FPGA design teams worldwide.’ Frederic Leens, CEO of Exostiv Labs says. ‘It is extremely rewarding to see the FPGA engineering community’s enthusiasm for EXOSTIV – even during early previews. Moreover, we have learned a lot from the field during this year.’
EXOSTIV is a new kind of embedded instrumentation solution that provides up to 200,000 times more visibility on FPGA than traditional solutions. It targets debug and verification on FPGA board prototypes at speed of operation.
EXOSTIV provides extended visibility on internal nodes over large periods of time with a minimal impact on the FPGA resources. The context for using EXOSTIV is typically system bring-up. EXOSTIV helps reveal issues related to complex interactions between a large number of IPs, when simulation is impracticable because of the need to run the system during hours or days, or when there are inaccuracies in the simulation models.
‘Engineers worldwide are wondering whether testing FPGA in the lab must be part of the design flow. We think that the ability to reprogram FPGA over and over again is a gigantic opportunity, as designs can be evaluated at speed of operation’. Frederic Leens adds. ‘Exostiv Labs is committed to providing tools dedicated to FPGA that are in line with the complexity of today’s FPGA chips. EXOSTIV is the first of these tools.’
EXOSTIV is available now for Xilinx Series 7 FPGA and Zynq. Pricing for a complete solution starts at € 3,500 ($ 4,000).
|
Related News
- Arasan Announces availability of its Total UFS 3.0 IP Solution for Xilinx FPGA's
- Arasan Announces availability of its Total I3C IP Solution for Xilinx FPGA's
- Exostiv Labs now supports Intel Stratix 10 FPGA
- DINI Group announces full integration with EXOSTIV FPGA Debug Solution
- Byte Paradigm announces 'Yugo Systems' solutions dedicated to FPGA Debug
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |