Phison Electronics Improves Time to Market by 40 Percent with Cadence Voltus-Fi Custom Power Integrity Solution
Delivered three silicon-proven designs for flash controller chips in the past 12 months
SAN JOSE, Calif., 14 Oct 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Phison Electronics Corporation (8299.TWO) has used the Cadence® Voltus™-Fi Custom Power Integrity Solution to achieve silicon-proven accuracy on electromigration and IR-drop (EMIR) checks for its most advanced flash controller chips. With the Voltus-Fi Custom Power Integrity Solution, Phison reduced its tapeout schedule by eight weeks, improving time to market by 40 percent while also increasing overall product reliability.
The Voltus-Fi Custom Power Integrity Solution is a transistor-level EMIR tool that delivers foundry-certified SPICE-level accuracy in power signoff. For more information, please visit www.cadence.com/products/mfg/voltus-fi.
The Phison design team delivered three proven silicon designs in 12 months by coupling the Voltus-Fi Custom Power Integrity Solution with the Virtuoso® custom design platform, which includes Cadence Spectre® Circuit Simulator and Quantus™ QRC Extraction Solution. The powerful, easy-to-use Cadence tool suite provided the design team with circuit simulation and layout EMIR analysis, debugging and fixing to improve overall design productivity.
“As we are moving to more advanced flash memory controllers, we have developed a unique circuit architecture that demonstrates our expertise in analog and custom memory IP to derive higher performance and larger capacity,” said Aw Yong Chee Kong, president at Phison Electronics. “Using a low-power design methodology and maintaining power-grid integrity have become critical design requirements for signoff, especially at lower process nodes. By incorporating the Cadence Voltus-Fi Custom Power Integrity Solution into our design flow, Phison engineers have been able to find design weaknesses such as potential voltage drop and electromigration failures, preventing costly silicon re-spins.”
“Analog mixed-signal designs inherently present challenges with EMIR analysis, and Voltus-Fi Custom Power Integrity Solution addresses these design areas,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital and Signoff Group at Cadence. “By working very closely with Phison Electronics since we first launched Voltus-Fi last year, we’ve seen the company achieve better performance in simulation and visualization that enabled them to successfully deliver three reliable, silicon-proven designs with much shorter turnaround times.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Introduces Voltus-Fi Custom Power Integrity Solution, Delivering Foundry-Certified SPICE-Level Accuracy for Transistor-Level Power Signoff
- Samsung Foundry Certifies Cadence Voltus-XFi Custom Power Integrity Solution for 5LPE Process Technology
- Cadence Introduces the Voltus-XFi Custom Power Integrity Solution, Delivering over 3X Productivity Gains
- Brite Semiconductor Improves Quality of Results and Reduces Time to Market for Four SoC Designs with Cadence Digital Implementation and Signoff Tools
- Fujitsu Kansai-Chubu Net-Tech Shortens Design Time by 40 Percent on 100G Transport System with Cadence High-Level Synthesis Solution
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |