400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Creonic to Provide Three LDPC Decoder IP Cores for DOCSIS 3.1
Kaiserslautern, Germany, Oct. 28, 2015 - Creonic GmbH, a leading IP core supplier for communications, revealed today the availability of three IP cores for the new DOCSIS 3.1 standard. DOCSIS 3.1 technology consists of the newest and first-rate of digital communication technologies such as LDPC coding with very high modulation orders (up to 4096-QAM) and more than 1 GHz of usable spectrum. It therefore supports speeds of up to 10 Gbps in downstream and 1 Gbps in upstream.
Creonic offers three LDPC decoder IP cores for the downstream of DOCSIS 3.1. The first decoder takes care of the physical link layer channel (PLC). It comprises 16-QAM demapper, derandomizer, deinterleaver and LDPC decoder. The second decoder performs decoding of the next codeword pointer (NCP) and comprises QPSK/16-QAM/64-QAM demapper, derandomizer and LDPC decoder. The third decoder is responsible for the data path and comprises LDPC and BCH decoder including support for shortening. It offers throughputs beyond 2.3 Gbps on state-of-the-art FPGAs and provides an outstanding area efficiency.
The IP cores are available for FPGA and ASIC platforms either as un-encrypted or encrypted source code. They come with HDL simulation models, VHDL testbench and comprehensive documentation. Furthermore, bit-accurate software models for usage in customer's own C/C++/Matlab simulation environments are available.
Learn more about the DOCSIS 3.1 LDPC decoder IP cores...
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for many algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2X, LTE, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit www.creonic.com.
|
Creonic Hot IP
Related News
- CCSDS 231.0-B-3 LDPC Encoder and Decoder IP Core from Creonic Now Available
- Altera DOCSIS 3.1 Remote PHY Design Enables Distributed Cable Networks
- Creonic to Supply New LDPC Decoder and Encoder IP Cores for CCSDS Standard
- Creonic Announces WiGig (802.11ad) LDPC Decoder IP and Closes License Deal with Blu Wireless Technology
- CCS Licenses LDPC IP Cores from Creonic
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- Arm loses out in Qualcomm court case, wants a re-trial
- Micon Global and Silvaco Announce New Partnership
- Jury is out in the Arm vs Qualcomm trial
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
E-mail This Article | Printer-Friendly Page |