Credo Delivers Industry's Lowest Power 16nmFF+ 28G LR-Compliant SerDes IP With Comprehensive Development Platform
MILPITAS, CA-- December 02, 2015 - Credo Semiconductor, a global innovation leader in Serializer-Deserializer (SerDes) technology, today announced the commercial availability of a complete development platform for its advanced 28G SerDes IP on the TSMC 16nmFF+ process node. The IP has been proven to deliver the industry's lowest power, consuming less than 200mW per transceiver at long reach (LR), and can be immediately deployed in chips and systems supporting a variety of industry standards such as IEEE 802.3bj and OIF CEI-25G-LR.
"By shattering perceived barriers in performance, power and process scalability, our SerDes IP enables SOC designers to rethink their design approach - the key factor in enabling true product innovation," said Jeff Twombly, vice president of Business Development for Credo. "Interconnect speeds in the data center are quickly transitioning to 25G, and Credo is well-positioned to enable the necessary SOC innovation at the 16nmFF+ process node with a comprehensive development platform."
Designers use Credo's SerDes technology to accelerate throughput and deliver end-to-end signal integrity in next-generation platforms requiring single-lane 25G, 50G, and 100G connectivity, such as next-generation switches and routers for 100G and 400G enabled networks.
Credo's 28G SerDes development platform features:
- Characterized silicon results on TSMC 16nmFF+
- Less than 200mW dissipation per SerDes transceiver
- Self-contained evaluation board with a robust GUI
- Advanced and flexible equalization capabilities with >35dB of insertion loss performance at PRBS31
- Excellent random jitter performance of <150fs
- Complete diagnostic suite
- Broad standards support
- Support for a broad range of data rates from 1.25G to 28.25G
- Comprehensive documentation, modeling, layout and verification information
Availability and Packaging
The Credo 28G SerDes IP is available now on both TSMC 16nmFF+ and TSMC 28-nm process nodes. Deliverables include User and SoC integration guides; netlist; timing library; register map; Verilog, ATPG, and IBIS-AMI models; LEF views; Layout Versus Schematic (LVS) and Design Rule Check (DRC) reports.
Companies interested in learning more about the company's current silicon and intellectual property engagement options, as well as future developments, should contact sales@credosemi.com.
About Credo Semiconductor
Credo is a leading provider of high performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high performance computing markets. Credo's advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next generation platforms requiring single-lane 25G, 50G, and 100G connectivity. The company makes its SerDes available in the form of Intellectual Property (IP) licensing on the most advanced processing nodes and with complementary product families focused on extending reach and multiplexing to higher data rates. Credo is headquartered in Milpitas, California and has offices in Shanghai and Hong Kong. For more information: www.credosemi.com
|
Credo Semiconductor Hot IP
Related News
- Credo Delivers Industry's Lowest Power 100G MUX Device Based on 50Gbps SerDes Technology
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- GUC and Credo Collaborate to Enable 16-nm FinFET+ Chip Development
- Quadric's DevStudio Speeds Software Development with Industry's First Integrated ML + DSP Cloud-Based Code Development Platform
- Credo Launches Comprehensive Family of 112G PAM4 SerDes IP for TSMC N5 and N4 Process Technologies
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |