ARM has plan to make $1 Cortex-M processors secure
Richard Wilson, Electronics Weekly
December 8, 2015
ARM will add deeply embedded in-the-chip security to its volume Cortex-M series microcontrollers next year
The next generation Cortex-M series microcontroller, likely to be the Cortex-M5, will incorporate a version of ARM’s TrustZone security technology, which creates highly secure processing elements within the chip.
TrustZone creates two modes of operation, one for standard operating systems, the other for the trusted tasks, including booting the system.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
- Hex Five Announces MultiZone Security for Arm Cortex-M Series Processors
- GOWIN Semiconductor Joins Arm DesignStart Offering Free Arm Cortex-M Processors for its FPGA Product Families
- IAR Systems leads the way for secure IoT development based on Arm TrustZone and Arm Cortex-M
- Arm expands design possibilities with free Cortex-M processors for Xilinx FPGAs
- MicroEJ Accelerates the Creation of IoT Software for ARM Cortex-M and Cortex-A Processors
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset