Why TSMC Wants to Build a 12-inch Wafer Fab in China
Peter Brown, IHS Electronics360
December 09, 2015
It is not a secret that the Chinese central government is investing heavily in the semiconductor industry and is supporting Chinese venture capital firms in their bid to acquire chip companies outside of the country. That means there is ample opportunity emerging in the country to take advantage of what promises to be a vast revenue expanse. That’s why Taiwan Semiconductor Manufacturing Corp. (TSMC) has plans to build its first 12-inch wafer fab in China after submitting an application to the Investment Commission of Taiwan’s Ministry of Economic Affairs.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- TSMC Applies for 12-inch Wafer Fab and Design Service Center in China
- SMIC Shenzhen Launches Construction of the First 12-Inch IC Production Line in South China
- SMIC Shanghai Starts Construction of a New 12-Inch Wafer Fab
- TSMC and Nanjing Sign 12-inch Fab Investment Agreement
- TSMC Ships One-Millionth 12-Inch 90NM Wafer Fast ramping process reaches milestone in 4½ years
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset