Boost Valley Announces the 1st version of their MIPI C-PHY Verification IP
Cairo, Egypt - December 16, 2015 - Today, Boost Valley has announced the release of the 1st version of its MIPI C-PHY Verification IP. The C-PHY is a part of MIPI portfolio of PHYs, it reduces the interface signaling rate to enable a wide range of high-performance and cost-optimized applications, such as very low-cost, low-resolution image sensors; sensors offering up to 60 megapixels; and even 4K display panels.
MIPI C-PHY uses 3-phase symbol encoding of about 2.28 bits per symbol to transmit data symbols on 3-wire lanes, or “trios,” with embedded clocking, facilitating longer trace reach and maximizing camera port configurations on mobile platforms. MIPI CSI-2 v1.3 with C-PHY provides performance gains, increased bandwidth delivery of 22.7 Gbps over four lanes at 2.5 Gsps (Giga-symbols per second) for realizing higher resolution, better color depth, and higher frame rates on image sensors while providing pin compatibility with MIPI D-PHY.
Boost Valley offers the C-PHY Verification IP as part of its InspiringVIP product line. Boost Valley addressed customers’ need for an easy reusable VIP with highly configurable test sequences to cover all complex and interactive scenarios for both PHY and PPI interfaces. Among its supported features is the injection and detection of all types of errors, protocol and timing checkers as well as the provision of a coverage model for the PHY. The underlying architecture is very efficiently coded in pure SystemVerilog. We promise our customers with a complete flexible solution that reduces the time needed to build their testbenches as well as the time needed to run and debug their designs. Our mission is to maximize our customers’ benefits by reducing their time to market as well as reducing the total engineering cost.
Currently C-PHY Verification IP is undergoing active evaluations from a number of early adopters.
The C-PHY VIP Product includes:
- Samples of Test-cases to test all supported C-PHY features.
- Built-in coverage analysis model.
- VIP User Manual
- C-PHY Master/Slave UVM Verification IP
- Sample ScoreBoard
Boost Valley offers a family of interface protocol VIPs, including I2C, SPI, I2S and SPDIF as well as Multimedia interface protocols VIPs such as HDMI 2.0. The family is growing soon to include more multimedia interfaces and more Bus/PHYs protocols.
About Boost Valley
Boost Valley is a digital design and verification specialized firm, building its own portfolio of Verification IPs as well as providing clients with quality consultation services in the Digital Design and Verification domains. Our goal is to establish strategic alliances designed to help deliver a client-centric, complete solution approach for solving problems, exploiting business opportunities and creating sustainable competitive advantage for our clients.
For more information, please visit our website: www.boostvalley.com, Our LinkedIn Page: https://www.linkedin.com/company/boost-valley or Our Facebook Page: https://www.facebook.com/pages/Boost-Valley/1592688187639757
|
Related News
- TVS releases one of the first C-PHY VIP solutions in the market
- Synopsys' New MIPI C-PHY Verification IP Accelerates Adoption of MIPI Alliance's Physical Layer Specifications
- MIPI C-PHY / D-PHY Combo IP (4.5Gbps) and CSI Tx Controller IP Cores, to meet the highest standards of performance and reliability for a wide range of applications
- Mixel Announces Immediate Availability of MIPI C-PHY/D-PHY Combo IP on STMicroelectronics 40LP Process Technology
- Qualitas Semiconductor Announces 5nm MIPI C-PHY IP with 8Gsps Data Rate
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |