English
PACT announced beta availability of its XPP Vectorizing C-Compiler (XPP-VC) technology
 |
C way to reconfigurable ASICs
By David Larner, Embedded Systems
October 4, 2001 (10:51 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011004S0034
PACT announced beta availability of its XPP Vectorizing C-Compiler (XPP-VC) technology. This is designed to allow developers to create "virtual reconfigurable ASICs" using existing C language source code as opposed to hardware programming in Verilog/VHDL or proprietary tools.
Related News
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- SkyWater Announces Availability of SRAM Memory Compiler for 90 nm Strategic Rad Hard by Process Offering
- Intel announces open oneAPI initiative and development beta release with Data Parallel C++ language for programming CPUs, GPUs, FPGAs, and other accelerators
- IAR Systems takes RISC-V to the next level with launch of professional development tools with leading performance and ensured code quality
- Latest Release of Synopsys' Design Compiler NXT is Ready for Broad Availability
Breaking News
- Rambus Reports Fourth Quarter and Fiscal Year 2024 Financial Results
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- intoPIX Unveils Cutting-Edge AV Innovations at ISE 2025
- RISC-V in Space Workshop 2025 in Gothenburg
- Dolphin Semiconductor strengthens its governance with two key Board appointments
Most Popular
- Intel Halts Products, Slows Roadmap in Years-Long Turnaround
- UK Space Agency Awards EnSilica £10.38m for Satellite Broadband Terminal Chips
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- RaiderChip unveils its fully Hardware-Based Generative AI Accelerator: The GenAI NPU
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
|
E-mail This Article | 
|
|
Printer-Friendly Page |