English
Samsung Running 28nm FDSOI Chip Process
Peter Clarke, EETimes
12/23/2015 11:30 AM EST
LONDON—Samsung is running 28nm fully-depleted silicon-on-insulator (FDSOI) wafers for STMicroelectronics, the developer of the technology, and has other customers lined up, according to an Advanced Substrate News report.
The report is in the form of an interview with Kelvin Low senior director of marketing for Samsung Foundry and Axel Foscher, director of Samsung System LSI business in Europe. Soitec SA, the manufacturer of SOI wafers used in FDSOI production, is the publisher of Advanced Substrate News.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- sureCore PowerMiser Low Power SRAM IP Now on Samsung 28nm FDS Process Technology
- Cadence Custom/AMS Flow Certified for Samsung 28nm FD-SOI Process Technology
- Samsung Electronics Starts Commercial Shipment of eMRAM Product Based on 28nm FD-SOI Process
- Samsung Certifies Synopsys Design Platform for 28nm FD-SOI Process Technology
- Cadence DFM Signoff Solutions Achieve Qualification for Samsung 28nm FD-SOI/14nm/10nm Process Technologies
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset