Sidense Qualifies 1T-OTP Memory IP at GLOBALFOUNDRIES 55nm Low-Power Process Node
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Sidense NVM available on several GLOBALFOUNDRIES’ processes from 28nm to 180nm for IoT and other key applications
Ottawa, Canada – (December 29, 2015) – Sidense Corp., a leading developer of non-volatile memory OTP IP cores, today announced that it has fully qualified its SiPROM one-time programmable (OTP) non-volatile memory (NVM) embedded memory products on GLOBALFOUNDRIES’ production-proven 55-nanometer (nm) Low-Power Enhanced (LPe) process technology platform.
The 55nm LPe process is well suited for high-volume, battery-operated mobile consumer devices as well as a broad range of energy-saving products. Sidense customers are using Sidense 1T-OTP macros at the 55nm LPe process node in clocking, HDMI and NFC chips for several applications, including timing, digital rights management and high-speed communications. The high security, low power and low manufacturing cost of Sidense’s SiPROM 1T-OTP memories give designers of silicon products for these applications many advantages when used in place of other NVM such as eFuses and embedded flash memory.
“Demand from our customers for embedded memory in low-power mainstream processes, such as GLOBALFOUNDRIES 55nm LPe, continues to be strong, driven by several market segments within the Smart Connected Universe,” said Andrew Faulkner, Senior Director Product Marketing at Sidense. “We have worked closely with GLOBALFOUNDRIES to assure that our common customers are getting highly secure, low power and reliable OTP IP that takes full advantage of the features of the 55nm LPe node.”
“Automotive electronic systems for infotainment and advanced driver assistance require dependable and secure technology to meet customer demands in their vehicles,” said Roland Neumann, Inova Semiconductor’s CTO. “Our APIX products use Sidense’s 1T-OTP memory because they have the attributes we require to meet our high-performance and reliability standards.”
“Sidense’s 1T-OTP non-volatile memory IP is fully qualified on our 55nm LPe process node,” said Kevin Yang, Director of Product Management at GLOBALFOUNDRIES. “As a valued IP partner, Sidense continues to provide our customers with an OTP solution that helps them achieve their design goals rapidly and reliably."
About SiPROM
SiPROM provides the broadest range of process node coverage - from 130nm down to 55nm. Densities up to 512 Kbits per macro are available and multiple macros can be used for higher memory capacity, making SiPROM an ideal and field-programmable replacement for masked ROM and, in certain applications, external Flash memory. Designers can choose between four read modes to trade off memory density, read access time, enhanced reliability and enhanced security, and different read modes may be combined in the same macro.
SiPROM macros contain a built-in charge pump, which provides the voltage necessary to program the memory in the field after the chip is packaged. Alternately, programming voltage may be supplied externally through a pad on the chip. SiPROM uses include HDCP encryption keys, analog trim and calibration, boot code and firmware storage, Chip ID, RFID, and other mobile and wireless, medical, and automotive applications.
About the Smart Connected Universe
The Smart Connected Universe is a term at Sidense to describe a collection of market segments that are both Smart (having computational capability) and are connected (typically wirelessly). They share a common set of requirements in cost, power, performance and security. These segments cut across several traditional market segments and include Mobile Computing, IoT, Wearables, Automotive, Medical and Industrial.
About Sidense Corp.
Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 120 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.
Over 150 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution for more than 500 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
|
Related News
- Sidense Licenses 1T-OTP to Toumaz Microsystems for GLOBALFOUNDRIES 65nm Low-Power Process
- Sidense SHF Embedded Memory Macros Target High-Performance and Low-Power Applications in TSMC 28nm Processes
- Sidense Qualifies 1T-OTP Non-Volatile Memory for MagnaChip 180nm Mixed-Signal and HV CMOS Process
- Sidense's NVM IP Completes TSMC IP9000 Assessment at 90nm Low-Power Process Node
- Sidense Qualifies 1T-OTP Memory IP at SMIC 130nm and 110nm Processes
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |