2016: Expect Unexpected Innovation in IP Development
Chris Rowen, CTO, Cadence's IP Group
EETimes (12/30/2015 10:48 AM EST)
We know what to expect from the global electronics innovation cycles—more of everything: density, chips, standards, IP blocks, on and on. But is that it? In 2016, we should expect the unexpected.
Commercial IP has become a universally accepted mainstay of modern SoC design. It is hard to imagine how most of today’s leading electronic platforms could happen without the high-quality processors, DSPs, bus fabrics, DDR controllers, memory macros, standard cells, I/O controllers, high-speed PHYs and key analog interfaces supplied by a wide ecosystem of IP builders. Does that mean that 2016 is just more of the same, everyone creep at little more up and to the right? Yes and no.
We know what to expect from the global electronics innovation cycles—more density, more chips, more industry standards, more IP blocks, better tools and continued intense pressure of price, power, performance and differentiation. But is that it? Is that what innovation is all about? I think not. In 2016, we should expect the unexpected.
Let’s look at four related areas:
E-mail This Article | Printer-Friendly Page |
|
Cadence Hot IP
Related News
- M31 Promotes Advanced SoC Development and Innovation at Intel Foundry's Direct Connect Event
- QuickLogic Drives eFPGA Innovation with New Aurora™ Development Tool Suite
- Synopsys and TSMC Drive Chip Innovation with Development of Broadest IP Portfolio on TSMC N4P Process
- Xilinx and ZF to Jointly Enable AI Innovation and Autonomous Driving Development
- Cadence Enables Customer Innovation with ARM-Optimized Solutions from Chips to Boards to Systems at ARM TechCon 2016
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X