Tech Tour of Metal Gate I/O Transistors
Kevin Gibb, Product Line Manager, TechInsights
EETimes (1/11/2016 00:01 AM EST)
No one talks about the workhorse of the metal gate CMOS transistors -- the input/output (I/O) transistor. TechInsights thinks they are worth a look.
Much has been written about metal gate CMOS transistors for low-voltage applications such as processors and system on chip (SoC) devices. But these devices are connected to the outside world and require input/output (I/O) transistors that support higher bias voltages. Little is said about input/output (I/O) transistors. We at TechInsights think that they are worth a look.
We begin with a polysilicon gate I/O transistor, in this case from a 28nm node MediaTek part fabbed by TSMC (Figure 1). The I/O transistor has a fairly long gate length (160nm) that is typical of I/O transistors. This long gate length reduces the magnitude of the lateral electric field in the channel region beneath the gate. We care about this lateral field as it gives rise to hot carrier injection of electrons (NMOS) or holes (PMOS) from the channel into the gate dielectric that can degrade the transistor’s electrical performance.
E-mail This Article | Printer-Friendly Page |
|
Related News
- OmniPhy Announces 2.5v I/O Transistor based Mixed Signal PHY Availability in TSMC 28nm HPM
- Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
- Alphawave Semi Tapes Out Industry-First, Multi-Protocol I/O Connectivity Chiplet for High-Performance Compute and AI Infrastructure
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity