English
Compiler development in Mentor environment
 |
Compiler development in Mentor environment
By David Larner, Embedded Systems
October 4, 2001 (10:27 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011004S0026
ACE Associated Compiler Experts (ACE) has joined Mentor Graphics' Certified Technology Provider (CTP) programme. ACE will offer its CoSy compiler development system to members of the Mentor's Embedded Technology Adoption Program (ETAP). CoSy generates compilers for use with embedded processors and digital signal processors (DSPs). The software will be linked with Mentor's XRAY debugger technology in an integrated environment.
Related News
- Mentor Graphics Accelerates SoC and Embedded System Delivery with a Native Embedded Software Environment for Pre- and Post-Silicon Development, Embedding QEMU, SystemC and Emulation
- Renesas Launches Integrated Development Environment That Enables ECU-Level Automotive Software Development Without Hardware
- GBT is Researching the Development of a Unified, Machine Learning-driven, Automated IC Design Environment
- Mentor's Questa and Veloce platforms help SimpleMachines dramatically speed development of its first AI processor
- BrainChip's Akida Development Environment Now Freely Available for Use
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |