180nm OTP Non Volatile Memory for Standard CMOS Logic Process
Innovative Logic Announced Licensing of Their USB3.1 SuperSpeedPlus Dual Role IP
San Jose – January 26, 2016 – Innovative Logic Inc.(Inno-Logic, www.inno-logic.com), a leading provider of reusable standard based Intellectual Property (IP) and ASIC/FPGA design & verification services announced today the release of their USB3.1 dual role IP. After having great success in adoption of Inno-Logic’s USB3.0 device and host controller IP, this is a one big step to provide the upgrade to USB3.1 IP.
Inno-Logic’s USB3.1 dual role device and host solution has gone through extensive pre and post silicon tests to ensure that it works seamlessly at the customer end. We have also tested our IP using more than 8 PHY vendors and more than 4 VIP vendors globally.
Key Features
- Fully compliant with USB 3.1 specification v1.0.
- Fully compliant with USB3.1 PIPE specification.
- Fully tested with most of popular PHYs currently available
- Fully validated with most of popular VIPs currently available
- Supports all transfer types – Control, Bulk, Isochronous and Interrupt transfers.
- Supports up to 15 IN & 15 OUT functional endpoints along with a default control endpoint.
- Supports industry standard 32/64 bit bus interface – AMBA AHB/AXI.
- System Verilog based coverage driven verification.
The Innovative Logic USB3.1 controller will enable users to download data up to 10.0 Gbits/sec (Super-Speed Plus mode). This will allow users to comfortably transfer data between high-end devices such as 4K videos, high resolution HD pictures, large software database in far lesser time compared to older technology. Typical USB3.1 based applications are removable hard drives, flash drives, high-end video and imaging devices, 4K displays, high-resolution HD printer/scanner, etc.
Our USB3.1 dual role IP is currently available for licensing worldwide for early adopters. The IP is currently available in both soft IP and FPGA netlist formats. The soft IP deliverables include RTL source code, test vectors, scripts, basic device drivers and User Manual. The FPGA netlist deliverables include test vectors, scripts, User Manual along with the FPGA netlist.
For details about the licensing USB 3.1 dual role IP, please contact at sales@inno-logic.com or call our nearest Design Center. For details, visit our website at www.inno-logic.com.
About Innovative Logic Inc.
Innovative Logic is the leading provider of reusable standard based IP solutions as well as high quality and reliable design services in ASIC, FPGA and Embedded Software. Innovative Logic has a world class team of engineers who have successfully executed different projects using the latest tools and the technologies.
|
Related News
- Innovative Logic Inc. and M31 Technology Introduce a USB-IF Certified Complete SuperSpeed USB 3.0/2.0 Dual Role IP Solution
- Genesys Logic Announces USB3.1 Gen 2 Hub Controller with Multiple Upstream Port Support and USB-C Integrated
- Fresco Logic Charges Ahead with USB Type-C Applications and Power Delivery
- Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
- Innovative Logic USB IP Portfolio Strengthens RISC-V Ecosystem
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |