UltraSoC forms strategic advisory board with four industry leaders
CAMBRIDGE, United Kingdom, 28th January 2016 – UltraSoC today announced that four distinguished technology business leaders have joined its Strategic Advisory Board. The new members – Simon Davidmann, Guillaume d’Eyssautier, Vijay Dube and Professor David May – bring a wealth of knowledge and experience to the company. They have between them established and successfully exited at least a dozen start-ups, in the process creating hundreds of millions of dollars of value; and have served in C-level/VP roles within many of the electronics industry’s most high-profile companies.
“We are delighted to welcome Simon, Guillaume, Vijay and David as advisors,” said Rupert Baines, UltraSoC CEO. “Between them, they have an enviable record of serial entrepreneurship, blue-chip management, technological excellence, and genuinely visionary approaches to big problems. Their track records speak for themselves.”
The Strategic Advisory Board will be complementing UltraSoC’s main board. This includes Chairman Chris Gilbert, who was CEO of Ubiquisys and IPWireless, as well as executive roles in Data General and Motorola. Other board members include Chris Wade (founder and CEO of Cambridge Positioning Systems, sold to CSR in 2007), Luke Hakes (Investment Manager with Octopus) and Graham Pink (co-founder of CSR and served as SVP Engineering and EVP R&D).
UltraSoC provides semiconductor IP that enables on-chip monitoring and analytics within complex SoCs. The company’s products can be used within the development cycle to debug and performance-optimize designs, and to add functionality such as hardware-based security and in-field forensics. Users of UltraSoC technology benefit from accelerated time-to-market, easier detection of bugs, improved performance and reduced power consumption.
Further details of UltraSoC’s new Advisory Board Members:
Simon Davidmann
Simon Davidmann is currently CEO of Imperas and a visiting Professor of Digital Systems at Queen Mary, University of London. Prior to founding Imperas he served as a VP at Synopsys Inc, following its successful acquisition of Co-Design Automation, the developer of SystemVerilog. Before founding Co-Design Simon was an executive or European GM with five US-based EDA startups including Chronologic, which pioneered the compiled code simulator VCS; and Ambit, which was acquired by Cadence for $280M. Simon was one of the original developers of the HILO logic simulation system and co-authored the definitive book on SystemVerilog.
Guillaume d’Eyssautier
Guillaume d’Eyssautier currently serves as a director of SpendLead (a B2B engagement platform), Executive Chairman of sureCore (an advanced silicon IP venture) and is an advisor to CoreNetiX GmbH. He was previously CEO at Delf MEMS, CEO of ADD Semiconductor prior to its acquisition by Atmel, and CEO at small-cell pioneer Picochip. Prior to that, he served at executive and board level in IBM Technology Group EMEA in Switzerland, Rockwell Semiconductor Systems in France and GEC-Plessey Semiconductors, and was Senior VP and General Manager EMEA at Cadence Design Systems. His early career included engineering, marketing and sales positions at Philips Semiconductors, Signetics Corp. USA, and Matra Harris Semiconductors. Guillaume holds an MSc in solid state physics from ISEP and MBA from INSEAD.
Vijay Dube
Vijay Dube is a serial entrepreneur and senior technology executive. Most recently he was CEO of Elliptic Technologies, leading up to its acquisition by Synopsys Inc. Prior to that, he served as COO and EVP Marketing at Wavesat, which was acquired in 2009 by Cavium. His previous roles include VP Marketing and Business Development at Atsana Semiconductor and VP Marketing and Co-Founder at Dipix Technologies Inc.
Professor David May
David May is Professor of Computer Science at Bristol University. He is known for numerous innovations in computer architecture including the Inmos transputer, the occam concurrent programming language, the ST Chameleon system-on-chip architecture and the Xmos multithreaded multicore processor. He is the author of over 100 papers and 50 patents. David was elected a Fellow of the Royal Society in 1990 for his contributions to computer architecture and parallel computing, and a Fellow of the Royal Academy of Engineering in 2010. His interests are in computer architecture; design and verification; mobile and wearable computing; robotics; high-performance computing. He maintains active relationships with technology industry and investors, and has acted as an advisor to several early-stage companies. Alongside this, he has advised on intellectual property issues and acted as an expert witness in litigation.
|
Related News
- EDA pioneer Alberto Sangiovanni-Vincentelli joins UltraSoC advisory board
- Omni Design Appoints Three Distinguished Leaders from Industry and Academia to Advisory Board
- Alvand Technologies Forms Advisory Board To Guide Expansion
- Axiomise Names Two Executives to Newly Formed Technical Advisory Board
- Computing Hardware Expert Georgios Konstadinidis Joins proteanTecs Advisory Board
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |