MIPS Technologies Appoints New Vice President of European Field Operations
MOUNTAIN VIEW, Calif., September 16, 2002 -- MIPS Technologies, Inc. (Nasdaq: MIPS, MIPSB), a leading provider of industry-standard processor architectures and cores for digital consumer and business applications, announced that Cesar Martin-Perez, 39, has been named vice president of European field operations.
Martin-Perez has more than 15 years of sales and sales management experience in the European high-tech industry at companies such as Mentor Graphics and Cadence Design Systems. For the past two years, as MIPS Technologies' director for Central Europe, he was responsible for establishing sales operations in that region and achieved important design wins with companies such as Infineon, NEC, Philips Semiconductors, and Toshiba. Recent successes include license agreements with Infineon for a 64-bit core and with IHP, which is developing next-generation wireless LAN solutions. In 2001, he was named Sales Director of the Year.
Prior to joining MIPS Technologies, Martin-Perez spent four years at Mentor Graphics as senior business director for Central Europe, where new bookings tripled under his management. At Cadence Design Systems, he consistently exceeded his sales goals during his six years as key account manager and global account manager of Philips Semiconductors. He holds a bachelor's degree in electronics engineering from the University of Applied Sciences in Hagen, Germany.
"Cesar Martin-Perez has an outstanding track record and strong relationships with many of Europe's leading high-tech companies. We look to Cesar to build on his past successes as he drives the MIPS architecture throughout Europe in the years ahead," said Jack Browne, vice president of worldwide sales for MIPS Technologies.
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or www.mips.com.
# # #
MIPS is a registered trademark of MIPS Technologies, Inc. in the United States and other countries. All other trademarks referred to herein are the property of their respective owners.
|
Related News
- Barcelona Design Appoints Bob Johnson Executive Vice President of Worldwide Field Operations
- MIPS Technologies Appoints Dave Singhal as Vice President of Corporate Development and Strategy
- Sonics Expands Presence in China and Taiwan and Appoints Mac Hale Vice President of Asia Operations
- MIPS Technologies Appoints Semiconductor Industry Veteran Art Swift as Vice President of Marketing
- MoSys, Inc. Appoints Dave DeMaria Vice President of Business Operations
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |