Synopsys Delivers Unified Analog and Mixed-Signal Debug with Verdi Advanced AMS Debug Solution
Extends Verdi's Market-Leading SoC Debug Platform with Comprehensive and Automated AMS Debug Capabilities
MOUNTAIN VIEW, Calif., Feb. 23, 2016 -- Synopsys, Inc. (NASDAQ: SNPS), today announced the availability of its Verdi® Advanced AMS debug solution. With today's mixed-signal system-on-chip (SoC) designs combining analog and digital components in complex design architectures, Synopsys' Verdi Advanced AMS debug solution enables SoC teams to seamlessly debug co-simulation of analog, digital and mixed-signal subsystems within a unified debug environment, saving valuable verification cycles, increasing overall productivity and accelerating verification closure.
Synopsys' Verdi Advanced AMS debug solution extends the capabilities of the market-leading Verdi SoC debug platform, recognized for being optimized, scalable and easy to use. Fully integrated with all Verdi debug views, Verdi Advanced AMS provides users with comprehensive hierarchical and schematic views of both the analog and digital portions of their designs. It enables seamless debug of the interfaces between analog and digital designs with dedicated interface element windows and automated tracing across analog and digital blocks. Additionally, it simplifies the painful, tedious and manual process of co-simulation setup for both initial and incremental simulation runs, with an intuitive graphical setup interface within Verdi. Current and voltage annotations across all design views, and synchronized waveform comparison enable faster analysis, while integration with Synopsys' Custom WaveView™ solution offers analog teams more advanced analog measurement and analysis capabilities in a familiar environment. Verdi Advanced AMS debug supports analog, digital or mixed-signal on-top configurations with language support for SystemVerilog, Verilog, VHDL, Verilog-A, SPICE and other industry standard modeling languages and formats, including UPF for low-power mixed-signal verification. Interoperable with all major simulation solutions including third-party as well as Synopsys' VCS® and VCS AMS solutions, Verdi Advanced AMS Debug fits easily into existing analog and mixed-signal verification flows.
"With the convergence of analog and digital designs in today's complex SoCs, SoC teams are challenged to debug these designs in a timely and effective way," said Yu-Chin Hsu, vice president of R&D in Synopsys Verification Group. "Through the addition of Verdi Advanced AMS Debug to the market-leading Verdi SoC Debug Platform, we enable these teams to address this challenge head-on and achieve accelerated time-to-market."
Availability & Resources
Verdi Advanced AMS Debug is in limited customer availability (LCA) and is also included as part of Synopsys' Verification Compiler™ product which is available today.
For more information on Synopsys' Verdi Advanced AMS debug, visit:
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Knowlent Brings Advanced Analog/Mixed-Signal Verification Environment to Users of Synopsys Discovery AMS solutions
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- UMC and Cadence Collaborate on Analog/Mixed-Signal Flow for 22ULP/ULL Process Technologies
- Synopsys Awarded DARPA ERI Contract Extension for Analog/Mixed-Signal Emulation Technology Innovation
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |