New Lossless & Lossy Hybrid frame buffer compression IP, CFrame50 released by Chips&Media
Seoul, Korea – Mar. 2, 2016 -- Chips&Media Inc. announced today that it released its new enhanced frame buffer compression IP CFrame50. CFrameTM is IP core that performs visually lossless compression of source image data from ISP or decoded data that are to be transferred to display chip so that efficient memory management, considerable bandwidth reduction and power saving can be all achieved.
Since the consumer applications are going for 4K/8K , the bandwidth becomes a more and more serious issue for each SoC design. There are some frame buffer compression solutions already in the market, but lossy only compression IP couldn’t achieve good image quality or lossless only compression IP couldn’t get constant bandwidth reduction. This CFrame50 perfectly solves those issues with lossless and lossy hybrid solution with very high quality image compression.
Chips&Media Inc. has previously offered lossless compression IP and lossy compression IP in each separate line up. But this time CFrame50 is an integrated solution supporting lossy and lossless compression at the same time with its own groundbreaking algorithm applied. In particular the 16x4 block-based running CFrame50 matches the overall compression ratio by tuning variably compression rate of each block depending on the complexity of the image. This effort not only maximizes the compression efficiency, but also enables to achieve better image quality at the same compression rate than the previous IPs. In the self-evaluation CFrame50 has shown more excellent picture quality than other compression standards in the aspect of subjective quality over almost all the 420/422/444 test images. Moreover, CFrame50 is designed to be highly configurable so it can be delivered in various forms as customer chip’s demands and be applied in many kinds of applications like image sensor, ISP, video codec, or display. It supports up to four color planes, a wide range of color formats such as RGB, YUV, Byer pattern, Monochrome, and 420/422/444 chroma sampling formats. A compression rate is also configurable to 1/2, 1/3, 1/4 times, or more by giving a target bit-depth to the original bit-depth. It has a high performance capability processing 1pixel/cycle and it can be customized.
CFrame50, the set of compression IP and decompression IP, has started to draw market attention from the early phase of the release for its fast processing, various input formats, fully hardware configuration with a very small gate count.
About Chips&Media
Chips&Media is a leading video IP provider based in Seoul, Korea(Republic of). Its advanced ultra-low power and high performance video technology has been chosen by more than 70 top-tiers based in US, Europe, Korea, Taiwan, China and Japan and has proven in silicon reaching 400 millions of units. For more information, please visit the company’s web site at www.chipsnmedia.com
|
Chips&Media Hot IP
Related News
- Chips&Media releases CFrame30, its groundbreaking hardware design for Lossy Frame Buffer Compression
- Chips&Media releases CFrame10, its new hardware design for frame buffer compression
- Artosyn selects Chips&Media Lossy&Lossless Compression IP for Drone, Robots, AR, and VR SoCs
- Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
- Imagination and Chips&Media deliver integrated GPU and Video Codec IP with advantages of system level compression
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |