English
elitePLUS semiconductor Technologies released a fully functional 400G PCS VIP.
Bangalore -- March 14, ,2016 - elitePLUS semiconductor Technologies, today released a fully functional 400G PCS VIP, which is verified against an IP supplied by one of the major Ethernet System Supplier. The 400G VIP is fully compliant to the latest IEEE 802.3bs specification and is written in System Verilog and UVM1.x methodology standards. The ELITE_PCS_400G VIP is packaged with source code, compliance test Cases, functional coverage and many features.
ELITE_PCS_400G Verification IP provides a smart and effective way to verify PCS Features with 400G Speed features. The Verification IP is fully compliant with the latest PCS and Ethernet standard specifications and provides the following features.
Some of the feature highlights:
VIP support and configuration:
- IEEE 802.3bs 400Gbps Ethernet compliant.
- Configurable SERDES bus width.
- FEC Encoder/Decoder (RS) – New architecture.
- Protocol checker.
- Coverage.
VIP controls:
- 64B/66B Encoder Error insertion.
- Transcode Error insertion.
- Scrambler bypass support.
- Parameterized AM values.
- Parameterized AM repetition.
- FEC error insertion (Controlled and Random).
- Skew insertion.
- Configurable SERDES bus width. Gearbox width 40 & 64 bit.
About elitePLUS
elitePLUS Semiconductor Technologies is an IP and Design services company established in 2014, with technical expertise in providing high quality and dependable services in Digital, Analog and Mixed Signal areas.
We offer a spectrum of design and verification services, which includes defining specification, logic partitioning, micro-architecture, RTL coding, synthesis, developing custom and standard VIPs and verification environment development using both traditional and advanced techniques.
Our ace team of engineers and consultants are skilled across a wide range of the most powerful modern tools, technologies and methods. We are experienced professionals in making best practices fit into existing flow and have to our credit several FIRST-PASS Silicon successes.
|
||||||
Search Verification IP
Related News
- DMAP Announces Development of DO-254 DAL A Complex Semiconductor IP, Fully Verified with Mentor Graphics Questa® Functional Verification Platform
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- Attopsemi Released White Paper "I-fuse - Most Reliable and Fully Testable OTP"
- Rianta Releases 400G/800G Optimized Single Channel PCS/FEC IP Core for Ethernet ASICs and SoCs
- Optima Design Automation Launches with Focus on Next-Generation Semiconductor Functional Safety Tools
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |