CEO Interview: Andes' Cores For IoT Suit Europe
Peter Clarke, Analog Editor, EE Times Europe
3/31/2016 10:53 PM EDT
EE Times Europe interviewed Frankwell Jyh-Ming Lin, CEO of Andes Technology Corp. (Hsinchu, Taiwan), a licensor of a range of 32bit processor cores as intellectual property (IP), and asked how the company is planning to address the European market.
Founded in 2005 to develop and license its own architecture of low-power processor cores and associated development tools, Andes is still privately held but has received significant minority investment from fabless chip company MediaTek Inc. (Hsinchu,Taiwan). MediaTek is also a licensee.
Although Andes may not be well known in Europe it has achieved design wins in numerous wireless connectivity chips and touchscreen controllers and Andes IP has shipped in more than a billion chips to date. Having started in southeast Asia before ramping commercial activities in the United States, Lin now reckons the suitability of the company's AndeStar architecture for low-power nodes in the Internet of Things (IoT) makes it a good fit for European developers.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Andes Technology Corp. Hot IP
Related News
- ARM CEO Warren East on IoT, Nokia, platforms, Europe's future
- CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
- CEO Interview: Charlie Janac of Arteris -- "Pick a Viable Path, Don't Give Up"
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- Interview: Arm's SystemReady 2.0 to Secure IoT Devices
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset