2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
Intel Plans A Future of CMOS
R. Colin Johnson, EETimes
4/5/2016 02:00 AM EDT
SANTA ROSA, Calif.—Intel's future processors at 10-nanometer and beyond will continue to use CMOS for cores, but the cores will be surrounded by novel circuit architectures using new materials that may extend Moore's Law indefinitely.
"Moore's Law was never about scaling, but about the economic benefits of putting more die on wafers," explained keynote speaker, IEEE Fellow Kevin Zhang, vice president of Intel's Technology and Manufacturing Group, also Intel Director of Circuit Technology who led processor development from the 90-to-22 nanometer nodes. "Intel is adding new circuitry, such as adaptive voltage control that increases yields over using fixed voltages, by making its analog circuits digital or at lease digitally assisted, and by exploring new materials for specific functions around the scaled CMOS cores."
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- New Intel CEO, President Outline Product Plans, Future of Computing Vision to 'Mobilize' Intel and Developers
- Faraday Announces Plans to Develop Arm-based 64-core SoC on Intel 18A Technology
- Arm Collaborates with Industry Leaders to Build AI Foundations of the Future
- BSC and Intel announce a joint laboratory for the development of future zettascale supercomputers
- Synopsys Demonstrates Industry's First PCI Express 5.0 IP Interoperability with Intel's Future Xeon Scalable Processor
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks