Intel Plans A Future of CMOS
R. Colin Johnson, EETimes
4/5/2016 02:00 AM EDT
SANTA ROSA, Calif.—Intel's future processors at 10-nanometer and beyond will continue to use CMOS for cores, but the cores will be surrounded by novel circuit architectures using new materials that may extend Moore's Law indefinitely.
"Moore's Law was never about scaling, but about the economic benefits of putting more die on wafers," explained keynote speaker, IEEE Fellow Kevin Zhang, vice president of Intel's Technology and Manufacturing Group, also Intel Director of Circuit Technology who led processor development from the 90-to-22 nanometer nodes. "Intel is adding new circuitry, such as adaptive voltage control that increases yields over using fixed voltages, by making its analog circuits digital or at lease digitally assisted, and by exploring new materials for specific functions around the scaled CMOS cores."
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- New Intel CEO, President Outline Product Plans, Future of Computing Vision to 'Mobilize' Intel and Developers
- Faraday Announces Plans to Develop Arm-based 64-core SoC on Intel 18A Technology
- Arm Collaborates with Industry Leaders to Build AI Foundations of the Future
- BSC and Intel announce a joint laboratory for the development of future zettascale supercomputers
- Synopsys Demonstrates Industry's First PCI Express 5.0 IP Interoperability with Intel's Future Xeon Scalable Processor
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset