USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Xilinx and IBM to Enable FPGA-Based Acceleration within SuperVessel OpenPOWER Development Cloud
SAN JOSE, Calif., April 6, 2016 -- Xilinx, Inc. (NASDAQ: XLNX) and IBM (NYSE: IBM), today announced they will be enabling FPGA-based acceleration within the SuperVessel OpenPOWER development cloud. Development of performance demanding applications including big data analytics and machine learning is enabled by the Xilinx SDAccel™ Development Environment, hosted in SuperVessel. SDAccel allows application developers to describe their algorithms in OpenCL™, C, and C++ and compile directly to Xilinx FPGA-based acceleration boards. The hosted environment will make FPGA-based application development faster and more accessible to a broad global community of developers.
SuperVessel is a first-of-its-kind open access cloud service that acts as a virtual R&D engine for application developers, system designers, and academic researchers to create, test and pilot solutions for emerging applications including deep analytics, machine learning and the Internet of Things. The Xilinx SDAccel Development Environment is a complete software-defined Integrated Development Environment (IDE) that enables developers to compile, profile, debug and deploy FPGA-based acceleration. The combination of the SuperVessel, IBM POWER architecture, SDAccel Development Environment, and Xilinx FPGA accelerator boards provides application developers with a high throughput, high availability cloud based platform to develop and execute compute intensive applications.
"SDAccel in the SuperVessel cloud is an important vehicle enabling developers to easily develop and accelerate applications using FPGAs," said Sumit Gupta, vice president, High Performance Computing & Data Analytics at IBM.
"Availability of SDAccel in SuperVessel is another milestone reached in the development of application acceleration on the IBM POWER architecture and will provide a compelling solution for those seeking to accelerate emerging data center applications," said Andy Walsh, senior director of data center business at Xilinx. "It has already shown great promise to accelerate workloads in the data center."
For more information on how to start innovating using the Xilinx SDAccel Development Environment on SuperVessel, please visit http://www.xilinx.com/supervessel.
To learn more about IBM, visit www.ibm.com
To learn more about Xilinx, visit www.xilinx.com
To learn more about the OpenPOWER Foundation, visit www.openpowerfoundation.org
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Demonstrates FPGA-Based Acceleration Technology for Next-Generation Data Centers at IBM Impact 2014
- Altera Brings FPGA-based Acceleration to IBM Power Systems and Announces Support for OpenPOWER Consortium
- Accelize Launches AccelStore: A Platform-Independent Marketplace that Brings FPGA-based Workload Acceleration to all Cloud Users
- Aldec unveils Xilinx UltraScale FPGA-based prototyping board enabling Simulation Acceleration and Emulation with the latest release of HES-DVM
- Altera and Baidu Collaborate on FPGA-based Acceleration for Cloud Data Centers
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |