eMemory Launches Enhanced NeoFuse IP for IoT Applications
Hsinchu, Taiwan (Apr. 07, 2016) – eMemory announces today that its enhanced version of NeoFuse IP has been verified in the 55nm ultra-low-power (ULP) process and is currently being delivered to customers to design-in for risk production. The features such as low supply voltage operation, compact IP area, and an internal charge pumping circuit are expected to facilitate flexible circuit design, enhance chip integration, and optimize power efficiency in battery-operated devices and IoT-related applications. These unique features also create a secure environment for connected devices in which NeoFuse IP offers the functionality of security key setting and random seed generation.
The enhanced version of NeoFuse IP in the 55nm ULP process will support 0.9V ultra-low voltage operation, and this paves the way for early readiness for data and setting in chip operation. Moreover, this solution is able to embed the charge pumping circuit to write data in programming mode with insignificant area extension, thus no need to consider high voltage supply, will enable IC design teams to simplify the adoption of embedded NVM solutions and shorten the time to market.
Chris Lu, eMemory Vice President of OTP Business Group, says, “In addition to low power consumption, more and more IP users who are interested in ULP process platforms request low supply voltage operation and compact IP area with simple power supply. That’s why eMemory is offering the enhanced version of NeoFuse IP in the 55nm ULP process, a NeoFuse-qualified platform, to expand the usage of eMemory’s solution. The enhanced version will be rolled out on other ULP process platforms successively.”
To fulfill the requirements for the devices in IoT related applications, the demands for embedded logic NVM solutions in ULP process nodes is moving towards a wider voltage range and more built-in functions with smaller IP area. Targeting these market requirements, eMemory will offer more platforms for enhanced versions of NeoFuse IP in IoT-related applications.
About eMemory:
eMemory (Stock Code: 3529) is a global leader in logic process embedded non-volatile memory (eNVM) silicon IP. Since established in 2000, eMemory has been devoted to research and development of innovative technologies, offering the industry’s most comprehensive platforms of patented eNVM IP solutions include NeoBit (OTP Silicon IP), NeoFuse (Anti-Fuse OTP Silicon IP), NeoMTP (1,000+ Times Programmable Silicon IP), NeoFlash (10,000+ Times Programmable Silicon IP), and NeoEE (100,000+ Times Programmable Silicon IP) to semiconductor foundries, integrated devices manufacturers (IDMs) and fabless design houses worldwide. eMemory’s eNVM silicon IPs support a wide range of applications include trimming, function selection, code storage, parameter setting, encryption, and identification setting. The company has the world’s largest NVM engineering team and prides itself on providing partners a full-service solution that sees the integration of eMemory eNVM IP from initial design stages through fabrication. For more information about eMemory, please visit www.ememory.com.tw.
|
Related News
- Ceva Launches Multi-Protocol Wireless Platform IP Family to Accelerate Enhanced Connectivity in MCUs and SOCs for IoT and Smart Edge AI Applications
- eMemory Launches Ultra-Low Power MTP Silicon IP for IoT Applications
- Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
- eMemory Join Forces with Siemens on Groundbreaking SRAM Repair Toolset: Pre-integrated Tessent MemoryBIST with NeoFuse OTP
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |