IEEE Releases the Accellera SystemC AMS Standard as IEEE 1666.1-2016
The standard will be available as part of the Accellera-sponsored IEEE Get Program
Elk Grove, Calif., May 3, 2016-- Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that SystemC AMS (Analog/Mixed Signal) has been released by the IEEE Standards Association (IEEE-SA) as IEEE 1666.1™-2016. It is available for download at no charge under the Accellera-sponsored IEEE Get Program.
About SystemC AMS
The SystemC AMS standard provides unique capabilities for the design and modeling of analog/mixed-signal applications at higher levels of design abstraction. The SystemC AMS extensions define a uniform and standardized modeling approach that can be used in combination with digitally-oriented SystemC-based design methods, supporting a design refinement methodology for functional modeling, architecture exploration, and virtual prototyping of embedded analog/mixed-signal systems.
“We are very proud of the efforts of the SystemC AMS Working Group in getting the standard to this significant milestone,” commented Shishpal Rawat, chair of Accellera. “The SystemC AMS language standard is the result of years of active development and use, and as it transitions to IEEE 1666.1-2016, we look forward to its continued adoption worldwide under the IEEE Get Program.”
"Standards help to accelerate innovation and product development,” stated Konstantinos Karachalios, managing director of IEEE-SA. “As an international organization, we are committed to developing and making available standards that benefit the worldwide electronics industry. As part of our partnership with Accellera, we are pleased to release IEEE 1666.1-2016 under the Accellera-sponsored IEEE Get Program to maximize its adoption within the design automation industry.”
Since its inception in 2010, the Accellera-sponsored IEEE Get Program has resulted in more than 60,000 downloads, providing no-cost access of electronic design and verification standards to engineers and chip designers worldwide. The IEEE-SA and Accellera recently extended their partnership for an additional 10 years to include a total of 10 standards, with IEEE 1666.1-2016 being the first addition under the expanded agreement. IEEE 1666.1™-2016 is available for download at no cost.
About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership. Follow @accellera on Twitter or to comment, please use #accellera. Accellera Global Sponsors are: ARM, Cadence, Mentor Graphics and Synopsys.
|
Related News
- Accellera Systems Initiative completes SystemC AMS 2.0 standard for mixed-signal design of electronic systems
- Accellera Systems Initiative Announces IEEE 1666 SystemC Language Standard for Electronic System-Level Design Is Available for Download at No Charge
- Accellera Announces IEEE 1666™-2023 Standard Available Through IEEE GET Program
- Accellera Releases Portable Test and Stimulus Standard 2.1
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |