Synopsys Expands Portfolio of ARC Processors for Safety-Critical Automotive Applications to Include DSP and Cache Support
ASIL D Ready Certified ARC EM Processors with Safety Enhancement Package Accelerate ISO 26262 Certification Time by up to Six Months
MOUNTAIN VIEW, Calif. -- May 11, 2016 -- Synopsys, Inc. (Nasdaq:SNPS) today announced the extension of its Safety Enhancement Package (SEP) to Synopsys' DesignWare® ARC® EM processors that include cache support and DSP acceleration. The ARC EM4, EM6, EM5D and EM7D cores, combined with the ARC SEP option, have been certified ASIL D Ready by SGS-TÜV Saar, a leading independent certification company. The ultra-compact cores incorporate critical safety features such as Error-Correcting Code (ECC) and a programmable watchdog timer for detecting system failures. The SEP option adds a lockstep interface and comprehensive safety documentation that facilitate chip- and system-level ISO 26262 ASIL D compliance. In addition, software developers can accelerate the development of ISO 26262-compliant code with the ASIL D Ready certified ARC MetaWare Compiler. The ARC EM cores with SEP are designed to meet the small area and rigorous safety requirements of system-on-chips (SoCs) targeting a broad range of automotive applications including sensors, controllers and advanced driver assistance systems (ADAS).
"The increasing number of electronic systems being used for safety-critical functions in vehicles requires stringent safety standards to help prevent catastrophic failures in these systems," said Wolfgang Ruf, product manager, semiconductors at SGS-TÜV Saar GmbH. "By achieving ASIL D Ready certification for its DesignWare ARC EM processors, Synopsys is enabling automotive system designers to achieve ISO 26262 certification faster and with less effort."
All ARC EM processors are configurable and extensible to meet the unique performance, power and area requirements of each target application. ARC processors have been successfully deployed in automotive applications for years, and in 2013 Synopsys introduced the Safety Enhancement Package for ARC EM4 cores to help automotive chip designers meet the specific requirements of the ISO 26262 functional safety standard. Now, to address the evolving processing requirements in automotive applications such as motor control and sensor fusion, the SEP option is being extended to EM processors that support DSP functions and incorporate up to 32 Kbytes of instruction and data caches. In addition, the EM cores with the SEP option are the first cores in their class to be certified ASIL D Ready. The combination of the ARC EM cores' integrated hardware safety features, ASIL certification and safety-related collateral such as a Failure Modes, Effects, and Diagnostic Analysis (FMEDA) report saves automotive designers months of effort in their SoC development and ISO 26262 certification process.
The DesignWare ARC MetaWare Development Toolkit for Safety is a complete solution for developing, debugging and optimizing embedded software targeted for ARC processors. Included in the toolkit is an ASIL D Ready certified compiler and safety collateral, including a safety manual and safety guide, to help developers of safety-critical systems fulfill the requirements of the ISO 26262 standard and prepare for compliance testing.
"The use of embedded processors in automobiles is growing rapidly, and achieving functional safety certification of these processor-based systems is essential for automotive designers," said John Koeter, vice president of marketing for IP and prototyping at Synopsys. "By providing an extensive portfolio of ASIL Ready DesignWare IP, including the silicon-proven ARC EM processors with SEP option and software development tools, Synopsys helps designers accelerate the development and qualification of automotive SoCs."
Availability & Resources
The ASIL D Ready certified DesignWare ARC EM4, EM6, EM5D and EM7D cores with SEP package, and the MetaWare Toolkit for Safety are available now.
Synopsys provides a broad portfolio of IP that offers ASIL B Ready and ASIL D Ready certification, AEC-Q100 testing and TS 16949 quality management, in addition to virtual prototyping solutions for automotive. For more information, visit: www.synopsys.com/ip-automotive and www.synopsys.com/autovdk.
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Expands Portfolio of Automotive VDKs with Support for NXP S32G Vehicle Network Processor
- Synopsys Expands Its ARC Processor IP Portfolio with New RISC-V Family
- Synopsys Expands Portfolio of Automotive VDKs with Support for Infineon's AURIX TC4xx 32-bit Microcontroller Family
- Synopsys Expands embARC Initiative to Include Additional ARC Processors and Open Source Projects to Accelerate Development of Embedded Systems
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |