Ceva-Waves Bluetooth 5.3 Low Energy Baseband Controller, software and profiles
M31 Technology Develops a Complete Set of New-Generation High-Performance USB IP solutions
Hsinchu, Taiwan, May 18th, 2016 —M31 Technology Corporation, a global silicon intellectual property (IP) boutique, today announced its complete set of new-generation USB PHY, and these PHY are USB 3.1 and USB 3.0 with TYPE-C support; micro USB 2.0 with the smallest area in industry; innovative BCK USB 2.0 and USB 3.0; and BCK USB 1.1 with its low power consumption for the low leakage requirements of IoT applications.
M31 Technology’s USB 3.1 and USB 3.0 PHY are with the feature in fully compliance to the latest specification of USB TYPE-C connector. To save the total design space and an extra cost of external high-speed switch, both USB 3.1 and USB 3.0 TYPE-C PHY are designed with built-in high-speed switch for non-directional plug-and-play connections. M31’s new-generation USB 3.1 and USB 3.0 TYPE-C PHY have been adopted by many tier-one fabless IC design companies and their products have been successfully massively produced.
USB2.0 interface has been an industry standard and ubiquitous for electronic systems for many years. To ride on the popularity of USB2.0, M31 further enhanced and optimized its next generation micro USB 2.0 PHY to achieve over 50% saving in area and 30% reduction in power. In addition to the optimal electrical performance, this new version of micro USB 2.0 PHY has passed the USB-IF Compatibility Tests to speed up some of customer’s designs to mass production.
M31’s patented BCK (Built-in-Clock, a.k.a. Crystal-less) technology is an innovative way to save BOM (Bill of Materials) cost by reducing an external crystal for mobile USB devices. In general, this solution has been popularly adopted by those USB devices in applications like flash drive, wireless transmitter, sound card, webcam, etc. BCK technology does not only support the USB 1.1/2.0/3.0 devices by recovering the clock from the host data, but it also could act as a clock sourcing block to the USB host, like MCU, by dividing the clock with input frequency of 32.768KHz. BCK technology, implemented specifically in low power, could be extensively applied for most IoT products.
H.P. Lin, M31 Technology's Chairman said: "M31 has developed a family of USB PHY in 28nm, 40nm and 55nm processes, and these solutions are designed with key features of lower power, full standard compatibility and optimized performance. Instead of supporting in bits and pieces, M31 is committed to provide a full set of solutions, by actively investing and participating in various foundries’ IP certifications and numerous USB-IF compatibility tests to support our customers globally with distinguished and differentiated features, and professional services”.
With its smallest area, production proven quality, and supports in a full spectrum (from matured to advanced) of process nodes, M31’s USB3.0 PHY have been adopted globally by many IC design customers, with the expectation that M31’s IP solutions could minimize their design risks and shorten the time-to-market of their products.
ABOUT M31 TECHNOLOGY
M31 Technology Corporation is a professional silicon intellectual property (IP) provider. The company was founded in July, 2011 with its headquarters in Hsinchu, Taiwan. M31’s strength is in R&D and customer service. With substantial experiences in IP development, IC design and electronic design automation fields, M31 focuses on providing high-speed interface IP, memory compilers and standard cell library solutions. For more information please visit www.m31tech.com
|
M31 Technology Corp. Hot IP
USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm ...
PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and ...
MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
Related News
- Introducing the Cutting-Edge USB 3.0/ PCIe 3.0 Combo PHY IP Core in 28HPC+ for High-Performance SoC Designs
- New-Generation Microprocessor from STMicroelectronics Targets High-Performance Connectivity and Embedded Applications
- eDP/DP 1.4 Tx PHY & Controller IP Cores Now Available to Meet Rising Demand for High-Performance Display Solutions with Next-Gen Visual Connectivity
- USB 3.0 PHY IP Cores in 16FFC process technology with High-performance backplane interconnect licensed to a Chinese company for Multimedia SoC application
- Synopsys Demonstrates Silicon Proof of DesignWare 112G Ethernet PHY IP in 5nm Process for High-Performance Computing SoCs
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |