Synopsys' Custom Compiler Enabled for Samsung Foundry's 14-nm FinFET Process
Samsung and Synopsys Collaborate to Deliver Custom Compiler-ready iPDK
MOUNTAIN VIEW, Calif., May 19, 2016 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that the company's Custom Compiler™ tool has been enabled by Samsung for 14-nanometer (nm) LPP and LPC FinFET production. The process delivers high performance for compute-intensive designs and lower power consumption for mobile applications. Custom Compiler is a pioneering custom design solution from Synopsys that was announced on March 30th of this year (see http://www.synopsys.com/Company/PressRoom/Pages/custom-compiler-news-release.aspx ). Custom Compiler support is provided through a jointly developed interoperable process design kit (iPDK)-format design kit. Unified with Synopsys' circuit simulation, physical verification and digital implementation tools, Custom Compiler provides Samsung 14nm LPP and LPC process users with a comprehensive custom design solution.
"Samsung support for Custom Compiler is very important to our mutual customers," said Bijan Kiani, vice president of product marketing at Synopsys. "Through close collaboration, the two companies were able to deliver a design kit and set of tool features that enable Custom Compiler's visually-assisted automation flow for Samsung Foundry customers."
About Custom Compiler
Custom Compiler shortens the time it takes to complete custom design tasks from days to hours—especially for FinFET process nodes. Its visually-assisted automation leverages the graphical use model familiar to layout designers while eliminating the need to write complicated code and constraints. With Custom Compiler, routine and repetitive tasks are dealt with automatically without extra setup. Custom Compiler's visually-assisted automation provides four types of assistants: Layout, In-Design, Template and Co-Design. Layout Assistants speed layout with user-guided automation of device placement and routing. In-Design Assistants reduce design iterations by catching physical and electrical errors before signoff verification. Template Assistants help designers reuse existing know-how by making it easy to apply previous layout decisions to new designs. Co-Design Assistants combine the IC Compiler™ place-and-route tool and Custom Compiler into a unified solution for custom and digital implementation. Custom Compiler is based on the industry standard OpenAccess database. It provides an open environment spanning schematics, simulation analysis and layout. Unified with Synopsys' circuit simulation, physical verification and digital implementation tools, Custom Compiler provides a comprehensive custom design solution. For more information about Custom Compiler, visit www.customcompiler.info.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Imagination Technologies Group plc Hot IP
Related News
- Synopsys' IC Validator Certified by Samsung Foundry 14-nm Process for Signoff Physical Verification
- Samsung Foundry Certifies Synopsys Design Compiler NXT for 5/4nm FinFET Process Technologies
- Synopsys Custom Compiler Adopted by Samsung Foundry to Accelerate IP Design for 5LPE Process Technology with EUV Technology
- Synopsys Custom Design Platform Accelerates Robust Custom Design for Samsung Foundry's 7LPP Process Technology
- Intel Custom Foundry Certifies Synopsys Design Platform for Intel's 22nm FinFET Low Power Process Technology
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |