Palma Ceia SemiDesign Tapes Out 802.11ax Analog Frontend for Next-Generation Access Points
Mountain View, Calif. -- May 23, 2016 -- Palma Ceia SemiDesign (“PCS”), a provider of analog and RF IP for next-generation WiFi and mobile communications, today announced it taped out an 802.11ax analog frontend (AFE) for next next-generation WiFi access points. The AFE includes analog-to-digital converter (ADC), digital-to-analog converter (DAC) and Baseband PLL (BB-PLL) core IPs designed for manufacture using the TSMC 28HPC process node.
“Completing the first implementation of this low-power, high-performance analog frontend intended for commercial availability – in record time – establishes Palma Ceia as the market leader for analog and RF IP needed for next generation WiFi chipsets,” said James E. Flowers, co-founder & chief operating officer of Palma Ceia. “This IP, targeted for TSMC’s 28HPC process node and currently on an MPW for silicon verification, is a standard CMOS implementation designed for SoC integration. It features an ultra-low power DAC, high dynamic range ΣΔ ADC, and a low-jitter baseband clock.”
Specific features of the PCS 802.11ax analog front end:
- The ADC features low signal-swing, 70dB SNDR, support for DPD, and an integrated CIC/decimator, drawing just 8mA from 0.9V and 8.5mA from 1.25V supplies.
- The current steering DAC features 12-bit resolution and draws just 6mA at 1.25V.
- The PLL features a lock time of 50uS and an outstanding jitter of 0.4pS.
A follow-on to the 802.11ac Wi-Fi standard, 802.11ax delivers faster, even gigabit-speed, connections to individual devices rather than simply improving overall network capacity. This is accomplished by using MIMO (multiple-input-multiple-output) spatial streams, with each stream multiplexed with OFDA (orthogonal frequency division access). Though the focus for 802.11ax deployment is the existing 2.4 GHz and the 5 GHz unlicensed bands, additional bands between 1 GHz and 6 GHz may be added as they become available. Complete ratification of 802.11ax is expected in 2019.
About Palma Ceia SemiDesign
Palma Ceia SemiDesign, Inc. is a provider of Communication IP for next-generation WiFi and mobile applications, targeting analog and RF IP for mixed-signal SoCs. With a focus on emerging standards, Palma Ceia SemiDesign supports the design of high-performance devices for broadband, wireless, medical and automotive applications. Palma Ceia SemiDesign solutions are differentiated by low-power, high-performance designs and ease of integration. Visit Palma Ceia SemiDesign on the web at http://www.pcsemi.com.
|
Palma Ceia SemiDesign Hot IP
Related News
- Palma Ceia SemiDesign Tapes Out 802.11ax Transceiver for Wi-Fi 6
- Palma Ceia SemiDesign Announces Sampling for PCS11ax28, New 802.11ax Transceiver
- Palma Ceia SemiDesign Tapes Out 802.11ah Transceiver for IoT Applications
- Palma Ceia SemiDesign to Partner With NEWRACOM in IP Development for Next-Generation WiFi Chipsets
- Imagination announces next-generation IEEE 802.11ax/Wi-Fi 6 IP for low-power applications
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |