Semifore and Breker Partner to Deliver Seamless, Automated Portable Stimulus Flow
Integrated Solution Links Register Definition With Design and Verification
SAN JOSE, CA-- May 23, 2016 - Semifore, Inc., the leading developer of tools for the automation of the implementation of the hardware-software interface for ASIC, SoC and FPGA-based designs, and Breker Verification Systems, Inc., the System-on-Chip (SoC) Verification Company, today announced an integration of their solutions for SoC design and verification engineers. Immediately available, the integration allows easy, flexible design and specification of SoC control registers and automatic generation of portable stimulus and tests to verify the register implementation.
Semifore's CSRCompiler™ is the industry's most advanced and highly configurable hardware-software interface implementation tool designed to eliminate the gap between hardware design, software development and verification. The cornerstone of the CoStar (Configuration Status Register) Design Director™ platform, CSRCompiler generates a high quality RTL implementation; significantly enhances the verification team's performance by generating, from a single source, the register class instances based on the UVM register abstraction class library, including backdoor paths; and generates the necessary software header files for the software/firmware development team. With this new integration, CSRCompiler also generates intermediate files that are then imported into the Breker solution to create a graph-based scenario model of the registers.
Breker's Trek™ family of products and apps automatically generates multi-threaded test cases that verify SoC designs design more quickly and more thoroughly. These test cases are reusable from IP to full-chip level, and from simulation to silicon, meeting all requirements for the upcoming Accellera standard on Portable Stimulus. When the files generated by CSRCompiler are imported, portable stimulus can be generated to verify the registers in simulation, emulation, FPGA prototypes, and silicon. Current Breker users who specify their registers using the IP-XACT standard can import this definition into CSRCompiler directly or enhance it to the Semifore CSRSpec format to take advantage of more CSRCompiler features.
"This new integration provides a single flow for the design and verification of a complete SoC, starting with its architecturally defined registers," said Richard Weber, CEO of Semifore. "This satisfies our customers' request for a link between our advanced register specifications and their SoC verification process."
"Many of our customers have been frustrated by the limitations of IP-XACT for the specification of their control registers," stated Adnan Hamid, CEO of Breker. "With the advanced capabilities included in the CoStar Design Director platform, specifically the CSRSpec language and CSRCompiler, customers can now automatically generate test cases for the registers as the first step in SoC verification."
Availability
The new, integrated solution is available today.
About Semifore, Inc.
Semifore, Inc. is the leading developer of products for the specification and implementation of the hardware-software interface for ASIC, SoC and FPGA-based designs The Company's CoStar (Configuration Status Register) Design Director™ significantly improves designer productivity and interoperability efficiency as much as 70%. The platform encompasses three innovations: CSRCompiler™, the CSRSpec™ Language and CSRConfigurator™. The cornerstone of the platform, CSRCompiler is extremely fast, with the ability to compile thousands of registers in seconds. Advantages include abilities to produce accurate, concise design descriptions; to lint and integrate clean third-party intellectual property and legacy designs; to generate fast, single source high quality RTL; and to instantly document revisions for each functional team. CoStar Design Director is easily integrated into internal design flows and commercial tools, and supports industry standards to include IP-XACT, SystemRDL and UVM.
Semifore, Inc. is a privately held company based in Silicon Valley, Calif. Email: info@Semifore.com Website: www.Semifore.com
About Breker Verification Systems
Electronic Design Automation (EDA) software company Breker Verification Systems (www.brekersystems.com) provides innovative solutions to solve the challenge of complex system-on-chip (SoC) functional verification. Its Trek family of software and applications and its unique SoC scenario-modeling approach are used in production at leading semiconductor companies in the U.S., Europe and Asia. Founded in 2003, Breker is privately held and funded.
|
Related News
- Agnisys and Breker Partner to Generate System-Level Portable Stimulus Sequences
- Breker Verification Systems Unveils Next-Generation Trek5 with Fully Compliant Support for Accellera Portable Stimulus Standard
- Mentor Verification Is First to Deliver Portable Stimulus Technology Across the Full Enterprise Verification Platform
- Cadence, Mentor Graphics and Breker Announce Collaborative Technology Contribution to Accellera Portable Stimulus Working Group
- Sonics, Inc. and Duolog Technologies Partner to Deliver IP-XACT Design Flow that Accelerates SoC Integration
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |