Xilinx Ships World's First PowerPC with RapidIO Interface
Xilinx accelerate's industry-wide adoption of RapidIO with Virtex II Pro - world's fastest FPGA
COMMUNICATION DESIGN CONFERENCE, SAN JOSE, Calif., September 23, 2002 -Xilinx, Inc. (Nasdaq:XLNX) today announced the immediate availability of its Virtex-II Pro™ device containing the world's first PowerPC processor with RapidIO™ interface. System architects in need of an overall system performance boost can now leverage the tightly integrated IBM PowerPC processor and RapidIO interface to implement high performance, low latency applications such as network control planes, DSP traffic aggregation and enterprise storage channel processing. Developed in collaboration with IBM, the complete solution leverages the embedded PowerPC processors and proven SelectI/O™-Ultra of the Xilinx Virtex-II Pro programmable platform. For complete information about the Virtex II Pro device with RapidIO interface, visit www.xilinx.com/connectivity.
Today's news underscores the benefits of the technology relationship between Xilinx and IBM in bringing innovative and flexible new solutions to market. The Xilinx Virtex-II Pro FPGAs are the result of a collaborative design effort between the two companies to deliver a new platform for use in communications, storage, and consumer applications.
"We're working with Xilinx to provide our embedded PowerPC customers with new development options for their products," said Scottie Ginn, vice president of standard products for the IBM Microelectronics Division. "We believe Xilinx's integration of PowerPC, Virtex-II Pro, and RapidIO technologies represents a unique and powerful combination."
"Xilinx is pleased to be collaborating with our key partner IBM to accelerate the industry-wide adoption of the RapidIO interface," said Rich Sevcik, senior vice president of FPGA Products at Xilinx. "Starting with our introduction of the first RapidIO core in May, 2001, Xilinx continues to offer the industry's broadest family of RapidIO building blocks to provide system architects with greater IO and processing performance for building scalable next generation programmable systems."
The RapidIO Solution
The RapidIO endpoint solution is compliant with the interconnect specification v1.1 and leverages the special features of the Virtex-II series FPGAs such as the BlockRAM, Digital Clock Managers, and the 840 Mbps LVDS I/Os to support an aggregate bandwidth of up to 8 Gbps per port. A bridge to hook up the RapidIO endpoint to the PowerPC CoreConnect™ PLB is available in the form of a reference design.
License price and availability
The RapidIO PHY and Transport/Logical Layer cores are available now as a LogiCORE™ product under the terms of SignOnce™ IP license and is priced at $15,000 and $10,000 respectively. For more information and to purchase the Virtex-II Pro FPGA, visit www.xilinx.com/platform. Complete information about Xilinx connectivity solutions is available at www.xilinx.com/connectivity.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx and Agilent Technologies Demonstrate World's First PowerPC with RapidIO Interface
- Xilinx Ships Industry's First Complete DSP Solution with Support for RapidIO Interface
- Xilinx Ships Industry's Only Complete RapidIO Solution For Virtex-II Pro Series FPGAs
- Xilinx Ships Interface Solutions For FPGA Industry's First 10 Gbps Physical Layer Transceiver Family
- Xilinx Extends Lead in System Connectivity, Ships Industy's First Complete RapidIO Endpoint Core
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |