Allegro DVT to Highlight Latest Multi-Format Video Codec Hardware IPs at Upcoming DAC 2016.
Grenoble, France -- June 01, 2016 -- Allegro DVT, the leading provider of video codec hardware IPs and compliance bitstreams, will highlight the latest generations of its multi-format (H.264/AVC, H.265/HEVC and VP9) and highly scalable video IP solutions for integration in SoCs at the Design Automation Conference (DAC) 2016 that will take place in Austin, TX June 6-8.
Allegro DVT offers highly optimized encoding and decoding IP solutions with best in class video quality, silicon area and power consumption. The IPs are built around a true multi-format architecture which allows sharing of HW resources between different codecs and feature a scalable multi-core architecture which can be scaled up or down to match the resolution of the target application. Allegro DVT's portfolio also includes a silicon proven WiGig WDE (Wireless Display Extension) solutions that enable wireless transmission of audio and video data with visually lossless quality and ultra-low sub-frame glass-to-glass latency.
Over the last 12 years, Allegro DVT has helped major tier-1 silicon vendors build complex SoCs that include image and video processing engines. Millions of products powered with Allegro DVT IPs have been shipped so far.
Visit Allegro DVT at DAC 2016, booth 1241, June 6-8 in Austin, TX to learn more about our video IP solutions.
About Allegro DVT
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC, H.265/HEVC and VP9 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC, H.265/HEVC and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.
For more information, contact us at info@allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs.
- Montage Technology Licenses Allegro DVT's Latest Multi-Format Video Encoder IP for Next Generation Set-Top Box Chips
- Allegro DVT Launches a New Generation of High-Performance Multi-Format Video Encoder IP for 4K/8K Video Resolutions
- Allegro DVT Launches a new High-Performance, Multi-Format Video Encoder IP for 4K/UHD Video Resolutions and Beyond
- Anyka Microelectronics Selects Allegro DVT's Multi-format Video Encoder IP
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |