Blue Pearl Software Visual Verification Suite 2016.2 Simplifies ASIC, FPGA and IP RTL Verification
New Management Dash Board tool along with enhanced Lint, Debug and Clock Domain Crossing flows accelerate RTL Verification
Santa Clara, CA -- June 01, 2016 -- Blue Pearl Software, Inc. a leading provider of design automation software for ASIC, FPGA and IP RTL verification, today announced Visual Verification Suite 2016.2. The release adds a new Management Dash Board tool for improved visibility and accountability during RTL verification, along with enhanced waiver management and Tcl-based flows accelerating RTL verification times.
The Management Dash Board tool is architected to address the age old problem; one can’t manage what one can’t measure. This standalone option to the Visual Verification Suite provides real-time visibility into RTL verification progress, run to run, providing graphical project reports customized for documentation and design reviews, highlighting coverage, errors, warning and waivers for both Analyze RTL Linting and Clock Domain Crossing (CDC) solutions.
“Blue Pearl Software delivers innovative solutions that provide the industry’s fastest bug find / fix rate for RTL analysis and debug, CDC and timing constraints generation,” said Ellis Smith, Chairman and CEO, Blue Pearl Software. “Management in our key customers have been asking for improved visibility to better assess schedules, risk and quality of their designs. The new Management Dash Board fills this request.”
Also in this release, is a new XML-file based waiver manager for faster creation and management of messages and CDC waivers designed to streamline the debug and analysis and an enhanced Tcl-based flow for batch mode debug on both Windows and Linux platforms.
To Learn More
Visual Verification Suite 2016.2 will be demonstrated at the Design Automation Conference (DAC), June 6-9th, in Booth #929, Austin Convention Center, Austin, Texas. To reserve a private demo at DAC, please register here or visit http://www.bluepearlsoftware.com.
For more information on how you can accelerate your RTL Verification with Visual Verification Suite and talk to a local sales representative visit http://www.bluepearlsoftware.com.
About Blue Pearl Software
Blue Pearl Software, Inc. is a provider of DO-254 complaint design automation software for ASIC, FPGA and IP RTL verification. Our customers are RTL managers and developers, in military, aerospace, semiconductor, medical, communications and safety critical design companies, who wish to avoid costly and time consuming design spins due to simulation / HW mismatches, invalid constraints and clocking issues.
Visit Blue Pearl Software at http://www.bluepearlsoftware.com
|
Related News
- Toshiba Information Systems Adopts Blue Pearl Software Visual Verification Suite by to Improve Quality and Accelerate FPGA and ASIC Development
- Blue Pearl Software Streamlines RTL Verification for Xilinx All Programmable FPGAs and SoCs
- Blue Pearl Software and NanoXplore SAS team to Accelerate Development and Verification of Radiation Hardened FPGA Designs
- Blue Pearl Software Enters in to Agreement with FUJISOFT to Provide RTL Verification Solutions to Japan
- Barco Silex Standardizes on Blue Pearl Software - Transforms Its ASIC and FPGA Design Flows
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |