Open-Silicon to Showcase Breadth of ASIC Solutions at CDNLive 2016, Bangalore, India
July 7th, 2016 - Open-Silicon, a system optimized ASIC solutions provider, today announced it will demonstrate the company’s IoT ASIC Platform and HMC 2.0 Memory Controller IP at CDNLive (August 9-10, 2016- Bangalore, India). Open-Silicon is also presenting two technical papers on “Conquering system level issues with LPDDR3 IP Flexibility” and “Accelerating SOC verification using emulation platform”.
What:
Exhibit Booth: Open-Silicon will showcase the company’s
- IoT ASIC Platform- This demonstrates end-to-end communication between sensor hubs and cloud platform through a gateway device. Depending upon the type of radio technology, the sensor hubs can be used outdoors, on the factory floor or inside a room. The Industrial IoT system setup is a part of Open-Silicon’s Spec2Chip IoT Platform, which allows IoT ASIC designs to be evaluated at system level.
- HMC 2.0 Memory Controller ASIC IP- This IP demo will showcase a platform based on Xilinx Virtex-7 XC7VX690T FPGA that includes a fully validated design that integrates HMC controller along with HMC exerciser functions. The demo platform allows quick evaluation of the HMC technology and performance testing of the HMC links.
Solutions:
Comprehensive HBM Gen2 IP Sub-system Solution. The solution is now available for 2.5D ASIC design starts and also as licensable Intellectual Property (IP). Open-Silicon’s IP is fully complies with the HBM-Gen2 JEDEC® standard. The IP translates user requests into HBM command sequences (ACT, Pre-Charge) and handles memory refresh, bank/page management and power management on the interface. The IP includes the PHY and custom die-to-die IO needed to drive the interface between the logic-die and the memory die-stack on the 2.5D Interposer.
Exhibit Hours:
Tuesday, August 9
12:00noon – 5:00pm
Wednesday, August 10
12:00noon – 5:00pm
Where: Exhibit Floor, Park Plaza Hotel, Sarjapur-Marathahalli Outer Ring Road, Bangalore.
Open-Silicon will also underscore the company’s growing expertise in developing and delivering advanced ASIC solutions through several presentations:
Paper Presentations:
- Topic: Accelerating SOC verification using emulation platform
On Tueasday August 09 (TRACK: System/Verification: Hardware Assisted) - Conquering system level issues with LPDDR3 IP Flexibility
On Wednesday August 09 (TRACK: Design IP)
About Open-Silicon
Open-Silicon transforms ideas into system-optimized ASIC solutions within the time-to-market parameters desired by customers. The company enhances the value of customers’ products by innovating at every stage of design – architecture, logic, physical, system, software and IP – and then continues to partner to deliver fully tested silicon and platforms. Open-Silicon applies an open business model that enables the company to uniquely choose best-in-industry IP, design methodologies, tools, software, packaging, manufacturing and test capabilities. The company has partnered with over 150 companies ranging from large semiconductor and systems manufacturers to high-profile start-ups, and has successfully completed 300 designs and shipped over 120 million ASICs to date. Privately-held, Open-Silicon employs over 250 people in Silicon Valley and around the world. www.open-silicon.com
|
Related News
- Open-Silicon, Credo and IQ-Analog Showcase Complete End-to-End Networking ASIC Solutions at OFC 2018
- Open-Silicon to Exhibit and deliver two Tech Talks at IP SoC 2016, Bangalore on Wednesday, April 6, 2016
- Open-Silicon Shows Breadth of ASIC Solutions at DAC 2015
- Open-Silicon, SiFive and Credo Showcase End-to-End Solutions for HPC and Networking Applications at SC18 in Dallas
- Open-Silicon to Demonstrate its High Bandwidth Memory (HBM2) IP Subsystem Solution for High Performance Computing and Networking Applications and Showcase its IoT Gateway SoC Reference Design for Smart City Applications at ARM TechCon 2017
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |