Tensilica Licenses IBM CoreConnect Bus To Enable Xtensa Processor 'Plug and Play' in IBM SOCs; Tensilica Becomes First Configurable IP Vendor to License CoreConnect Bus
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
SANTA CLARA, Calif.--(BUSINESS WIRE)--Sept. 30, 2002-- Tensilica,(R) Inc., the leader in configurable and extensible processors, today announced that it has become the first configurable processor IP vendor to license IBM's CoreConnect(TM) on-chip bus architecture. Tensilica also announced the availability of an Xtensa(R)-to-CoreConnect bus bridge in the fourth quarter of 2002. The bridge interfaces Tensilica's configurable Xtensa processor to the IBM CoreConnect bus so customers can quickly merge multiple Xtensa processors to CoreConnect-based System-on-Chip (SOC) designs.
This announcement highlights the relationship between IBM and Tensilica, which has grown to meet the needs of their many joint customers. Tensilica was the first member of IBM's Blue Logic IP Collaboration Program, announced March 5, 2002. Additionally, Tensilica's Xtensa core has been proven in IBM's Blue Logic ASIC design methodology for IBM's SA27E 0.18-micron and advanced Cu-11 0.13-micron technologies. Tensilica and IBM have several common customer designs in volume production.
"The IBM CoreConnect bus has been very popular and widely used among SOC designers," stated Bernie Rosenthal, senior vice president of marketing for Tensilica. "By providing customers with a configurable bridge building tool that automatically generates Xtensa to CoreConnect bridges, customers will be able to essentially 'plug and play' their customized Xtensa processors into CoreConnect-based SoCs."
"As the charter member of our Blue Logic IP Collaboration Program, Tensilica is a key partner and an excellent example of the type of third-party IP that we like to make available to our customers," said Tom Reeves, VP ASICs, IBM Microelectronics. "The configurability of the Xtensa processor makes it a natural complement to IBM's existing IP cores portfolio. The availability of an Xtensa-to-CoreConnect bridge makes it quicker and easier for customers to design in Xtensa processors."
Xtensa continues to be the only configurable and extensible processor with comprehensive and automatic software, modeling and EDA support. Changes made by the designer to extend the Xtensa processor hardware -- adding instructions, registers, processor state and custom execution units and now the CoreConnect bus interface -- are immediately and automatically reflected in the entire software tool chain, significantly reducing design complexity and time-to-market. By comparison, competitive architectures require the user to manually adjust compilers, assemblers, debuggers, operating systems, instruction set simulators, co-verification models and EDA implementation scripts when user-defined hardware changes are made to the processor RTL.
About Tensilica
Tensilica was founded in July 1997 to address the fast-growing market for configurable processors and software development tools for high volume, embedded systems. Using the company's proprietary Xtensa Processor Generator, system-on-chip (SOC) designers can develop a processor subsystem hardware design and a complete software development tool environment tailored to their specific requirements in hours. Tensilica's solutions provide a proven, easy-to-use, methodology that enables designers to achieve optimum application performance in minimum design time. The Company has over 140 engineers engaged in research, development, and customer support from its offices in Santa Clara, California; Burlington, Massachusetts; Princeton, NJ; Austin, Texas; Raleigh, NC; Oxford, U.K.; Stockholm, Sweden; Taipei, Taiwan, R.O.C.; and Yokohama, Japan. Tensilica is headquartered in Santa Clara, California (95054) at 3255-6 Scott Boulevard, and can be reached at 408/986-8000 or via www.tensilica.com on the World Wide Web.
Editors' Notes
"Tensilica" and "Xtensa" are registered trademarks belonging to Tensilica Inc. CoreConnect is a trademark of IBM. All other trademarks are the property of their respective holders.
Tensilica's announced licensees are Avision, Bay Microsystems, Berkeley Wireless Research Center, Broadcom, Cisco Systems, Conexant Systems, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hughes Network Systems, IC4IC, Ikanos Communications, JNI Corporation, Marvell (Galileo Technology), Mindspeed Technologies, National Semiconductor, NEC Networks, NEC Solutions, Nippon Telephone and Telegraph (NTT), Olympus Optical Co. Ltd., ONEX Communications, Olympus Optical, OptiX Networks, Osaka & Kyoto Universities, TranSwitch Corporation, Trebia Networks, Victor Company of Japan (JVC) and ZiLOG.
|
Related News
- ClariPhy Licenses Tensilica's Xtensa Dataplane Processor (DPU) for Optical Networking Mixed Signal, Digital Signal Processing (MXSP) SOCs
- Two Korean Universities License Tensilica's Xtensa Configurable Processor
- Sony Renews and Updates License for Tensilica's Xtensa LX2 Configurable Processor
- ATI Licenses Tensilica's Xtensa Configurable Processor
- Chelsio Communications Licenses Tensilica's Xtensa LX Customizable Dataplane Processor Core for 10 Gigabit Ethernet
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |