BaySand to Announce XPresso, the ASIC Wizard to Generate the Intellectual Property (IP) Cores and Accelerate ASIC Design Cycle
XPresso Provides an Easy Way to Generate the Required IP Blocks That Works Seamlessly With BaySand’s ASIC Design Flow
SAN JOSE, CA -- July 20, 2016 -- BaySand, the leader in application configurable ASICs, announces XPresso, an online ASIC Wizard that facilitates the generation of IP blocks for ASIC design. The tool generates the BaySand available IPs while customizing them according to the ASIC designers’ requirements. XPresso comes with an intuitive and friendly user interface and it generates all files needed for implementation and verification by enabling the users to specify the parameters and configuration required.
XPresso special features:
- Web-based IP Generator
- No installation or HW required
- Real-time updates for added features & support
- Generates IP to be instantiated in the user’s design
- IP modules for simulation & synthesis (Verilog)
- Instantiation example
- Automated test-bench for simulation to confirm options and functionality
“XPresso was designed and tailored to make it simple for designers to use BaySand’s IP and we are going to continue improving it to be compatible with third party IP providers,” said Jonathan Park, BaySand’s EVP and CTO. “The tool is expandable and designed to support new IPs easily, we will be adding additional essential IP and supporting the tool as part of our strategy to make the ASIC design simpler.”
XPresso is also ideal for FPGA to ASIC conversion by providing full compatibility with the FPGA tools and by bridging the gap between the IP that FPGA vendors provide and the IP that the designer needs in order to port the design to an ASIC. By porting the FPGA design to a BaySand ASIC the user gains up to 10 times lower power consumption, up to 3 times better performance and latency while price is reducing by up to 90%.
“With XPresso it shows our commitment to bridge the gap between FPGA and ASIC designs, where the tool provides the best IP alternative to customers, that fits their requirements,” stated Ehud (Udi) Yuhjtman EVP marketing and sales at BaySand. “By providing an automated easy to use IP wizard we enable a smooth conversion, quick time to market and an optimal design cycle that delivers lower power, lower cost and higher performance. These advantages enable our customers to focus on their expertise and compete in the market place while getting the highest value from our technology and innovation.”
Xpresso is available for BaySand 65nm technology for customer use, please contact BaySand for evaluation or for more information at info@baysand.com.
About BaySand Incorporated
BaySand is the leader in Application Configurable ASICs targeting short time to market and cost effective ASIC solutions. With its unique and patented Metal Configurable Standard Cell (MCSC) technology and Field Configurable DSP architecture (fcDSP), the company provides ASIC designers with world class solutions featuring:
- Low NRE
- Short time to market
- Lowest Power
- Low unit cost
- Best performance
- Programmability and flexibility
BaySand is fabless, privately held and based in the Silicon Valley, San Jose CA.
|
Related News
- Avnet ASIC Israel Ltd. (AAI) Standardizes on Synopsys' Design Compiler Graphical to Accelerate SoC Design Cycle
- eMemory's NeoEE Technology Advanced into BCD Process Platform, Augment P-Gamma Silicon Intellectual Property Product Range and Accelerate the Integration Power Management ICs
- True Circuits Features New Line of 65nm PLL & DLL Intellectual Property for ASIC, FPGA and SoC Designs at Chartered Technology Forum 2006 - USA
- True Circuits Attends Design Automation Conference, Features Complete Line of PLL and DLL Intellectual Property for ASIC, FPGA and SoC Designs
- Samsung Semiconductor offers SERDES Intellectual Property for high-speed ASIC designs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |