Save up to 20 % of silicon area with Dolphin Integration's standard cell library SESAME uHD
Grenoble, France - July 25, 2016 -- For integrated circuits with really high volumes, such as MCUs, SESAME uHD (ultra High Density), the flagship product in Dolphin Integration's standard cell library offering, is paramount to decrease die costs.
It stars its patented pulsed latches as « Spinner Cells » instead of standard D-flip flops, openly documented in “Thorough validation: the conundrum of Pulsed latch libraries turned practical as Spinner systems”, which come-up best for low-power consumption.
Using such a different technology, together with its industrialized package fully supported with scripts and manuals, users can save up to 20 % silicon area on logic blocks, depending on the targeted frequency and the selected VT.
Applied on the public benchmark Motu Uta V5 using 7 metal layers
Synthesis performed in SS; 1; 08 V; 125°C
P&R performed with multi-corner and multi-mode at nominal voltage
Thanks to the public Motu-Uta benchmark, the comparative evaluation of SESAME uHD with other standard cell libraries is straightforward and users can discover its benefit instantaneously.
Available from 180 nm to 40 nm (foundry sponsored at TSMC 55 nm LP-eFlash) and compatible both with Cadence and Synopsys EDA solutions, SESAME uHD supports Dual voltage to benefit from Low voltage and multiple threshold voltages (HVT, SVT, LVT), which enables users to take advantage of many configurations.
Evaluating SESAME uHD is a must: just request a private access to MyDolphin and benefit from all SESAME uHD results on Motu-Uta.
I am requesting access to MyDolphin for evaluating SESAME uHD
About Dolphin Integration
Dolphin Integration contributes to "enabling low-power Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with high-density Silicon IP components best at low-power consumption.
"Foundation IPs" includes innovative libraries of standard cells, register files and memory generators as well as an ultra-low power cache controller. "Fabric IPs" of voltage regulators, Power Island Construction Kit and their control network MAESTRO enable to safely implement low-power SoCs with the smallest silicon area. They also star the "Feature IP": from ultra-low power Voice Activity Detector with high-resolution converters for audio and measurement applications to power-optimized 8 or 16 and 32 bit micro-controllers.
Over 30 years of experience in the integration of silicon IP components, providing services for ASIC/SoC design and fabrication with its own EDA solutions, make DOLPHIN Integration a genuine one-stop shop addressing all customers' needs for specific requests.
It is not just one more supplier of Technology, but the provider of the DOLPHIN Integration know-how!
|
Dolphin Design Hot IP
Related News
- Dolphin Integration introduces a new Panoply of Silicon IPs for reducing the 65 nm silicon area up to 10%
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Near zero power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |