Cadence Launches Tensilica Fusion G3 DSP Featuring Exceptional Out-of-the-Box Performance for Compute-Intensive Signal Processing Applications
SAN JOSE, CA -- 26 Jul 2016 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the availability of the new Cadence® Tensilica® Fusion G3 digital signal processor (DSP), a multi-purpose, high-performance DSP ideal for compute-intensive system-on-chip (SoC) designs. The Tensilica Fusion G3 DSP is exceptionally easy to program and ideal for use in automotive, consumer, internet-of-things (IoT) and industrial applications that combine intensive audio, imaging, communications, radar and embedded DSP computation. For more information, visit: cadence.com/go/FusionG3.
“As we continue to broaden our customer base, we are solving a wider range of SoC challenges. The flexibility of the new Tensilica Fusion G3 DSP is perfect for customers running a diverse set of software applications,” stated Steve Roddy, senior group director of product marketing for Tensilica in the IP Group at Cadence. “With advanced development tools including auto-vectorization and extensive library support, the Tensilica Fusion G3 DSP provides our customers with an easy development flow and higher performance out-of-the-box for their next-generation applications. Even those with extensive floating-point performance requirements can quickly port existing code to the Tensilica Fusion G3 DSP with the optional Vector Floating-Point unit.”
The Tensilica Fusion G3 DSP expands on the multi-purpose Tensilica Fusion DSP product family introduced in 2015. When compared to the Tensilica Fusion F1 DSP, the Fusion G3 DSP shares the same base Xtensa instruction-set architecture (ISA), while adding richer and higher throughput DSP instructions. Ideal for more compute-intensive applications including radar, imaging and mid- to high-end audio pre/post-processing, it delivers this performance with quad 32-bit integer MACs and quad single-precision 32-bit floating-point MACs.
“Cadence has long supplied function-specific DSPs for audio, imaging/vision and baseband signal-processing workloads. In fast-evolving markets like automotive and IOT, however, where DSP requirements are known to be changing, a narrowly-focused DSP is not always the best choice,” said Mike Demler, senior analyst of The Linley Group. “In these markets, there is an emerging demand for high performance, multi-purpose DSP IP which supports a wider range of data types and operations, including both fixed and floating point. A single, extensive, DSP instruction set architecture (ISA) that handles many different compute-intensive signal processing tasks, can future-proof SOC designs in fast changing markets.”
Combining high-performance signal processing with configurability and extensibility allows significant customer flexibility in hardware and software design choices. The Tensilica Fusion G3 DSP was co-designed with a lead customer and has already been taped out in silicon earlier this year. The Fusion G3 DSP will be available for broad licensing in October 2016.
Tensilica processors have been licensed by 17 of the top 20 semiconductor vendors, have over 250 licensees, with 1000s of different cores in silicon. The Xtensa architecture is one of the most popular licensable processor architectures, shipping over 3B cores in 2015, in products spanning sensors to supercomputers.*
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- New Cadence Tensilica FloatingPoint DSP Family Delivers Scalable Performance for a Broad Range of Compute-Intensive Applications
- Fortemedia and Cadence to Bring Exceptional Voice Processing Capability to Mobile Handsets, Tablets and Ultrabooks
- Cadence Advances Radar, Lidar and Communications Processing for Automotive, Consumer and Industrial Markets
- Synopsys Launches New ARC VPX DSP Processor IP for High-performance Signal Processing SoC Designs
- New Cadence Tensilica Vision Q7 DSP IP Doubles Vision and AI Performance for Automotive, AR/VR, Mobile and Surveillance Markets
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |