Hardent Launches New DisplayPort 1.4 Forward Error Correction IP Cores
New products allow semiconductor manufacturers and IP vendors to take advantage of DisplayPort 1.4’s new VESA DSC (Display Stream Compression) feature to achieve higher resolution displays.
July 29, 2016 -- Hardent, a VESA® member and provider of IP products, has today announced the availability of new DisplayPort™ 1.4 Forward Error Correction (FEC) encoder and decoder IP cores. These IP products will enable semiconductor and IP vendors to quickly create DisplayPort 1.4-compatible transmitter and receiver interfaces for integration in applications transporting High Dynamic Range (HDR) and 8K video across the DisplayPort interface.
With the growing demand for products supporting multiple ultra high-definition external displays over a unified transport link, there is a need for compression in order to transport more data over existing display interfaces, such as VESA DisplayPort. In March 2016, the Video Electronics Standards Association (VESA) introduced DisplayPort 1.4, which takes advantage of VESA DSC 1.2, a visually lossless video compression algorithm that increases the DisplayPort data transfer capacity without changing the link speed.
Equipped with DSC’s video bandwidth reduction, DisplayPort 1.4 enables the transport of multiple ultra high-definition video streams across a single DisplayPort interface for computer graphics, external displays, VR headset displays, and hubs. When DisplayPort Alt Mode is used on USB Type-C™ connections, the freed bandwidth can be used by other peripherals such as storage and networking units.
The DisplayPort 1.4 standard also specifies a new Forward Error Correction algorithm to ensure reliable, error-free video transport. “As the integrity of compressed video images can be affected by transmission errors, Forward Error Correction, when combined with DSC 1.2 transport, is used to correct link errors and ensure a glitch-free visual experience,” explains Bill Lempesis, Executive Director of VESA. “We are pleased to see that Hardent is offering IP solutions supporting DisplayPort 1.4’s key new features.”
Hardent’s DisplayPort 1.4 FEC IP cores are an extension to the company’s existing VESA DSC IP offering. “By delivering verified and interoperable IP cores, we enable vendors to quickly incorporate DisplayPort 1.4 into their products with significantly less risk and effort.” states Alain Legault, VP IP Products at Hardent.
For more information about Hardent’s DisplayPort 1.4 FEC IP cores, consult Hardent’s IP products page.
|
Related News
- Hardent and Xilinx Collaborate to Deliver Complete 8K Ready DisplayPort 1.4 IP Subsystem
- Comcores now offers standalone Reed Solomon Forward Error Correction (RSFEC) IP cores
- Synopsys Announces Industry's First DisplayPort 1.4 with DSC 1.2 Verification IP and Test Suites
- Creonic Delivers New CCSDS LDPC Forward Error Correction IP Core
- VESA Publishes DisplayPort Standard Version 1.4
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |