Intel to Acquire Deep Learning Nervana
Nervana neural chip part of the deal
R. Colin Johnson, EETimes
8/10/2016 08:47 PM EDT
LAKE WALES, Fla.—Intel will announce its intention to acquire Nervana Systems at its Intel Developer Forum next week (IDF 2016, San Francisco, Calif., August 16-to-18)—a bid to obsolete the graphics processor unit (GPU) for deep learning artificial intelligence (AI) applications.
Intel dominates the high-performance computing (HPC) market, but Nvidia has made significant inroads into deep learning verticals with its sophisticated GPUs. However, Nervana Systems (Palo Alto, Calif.) has already made a significant dent in Nvidia's Cuda software for its GPUs with Nervana's Neon cloud service that is Cuda-compatible. Intel, however, is acquiring Nervana for its promised deep-learning accelerator chip, which it promises by 2017. If the chip plays out as advertised, Intel will sell Deep Learning accelerator hardware boards that beat Nvidia's GPU boards, while its newly acquired Neon cloud service will outperform Nvidia's Cuda software.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset