Synopsys Expands Collaboration with ARM to Deliver Artisan Physical Libraries and POP IP Support for IC Compiler II
Solution Enables Maximum Benefits of Leading Process Technologies with High QoR
MOUNTAIN VIEW, Calif. -- Sept. 8, 2016 -- Synopsys, Inc. (Nasdaq: SNPS) today announced it has collaborated with ARM to enable the delivery of Artisan standard cells, memories, ARM POP IP and core-hardening acceleration technology, compatible with Synopsys' IC Compiler II place-and-route system. Introduced in 2014, IC Compiler II is the industry's leading solution for advanced physical design at all process nodes, delivering high quality of results (QoR) with the fastest design throughput. ARM and Synopsys worked together closely to ensure that IC Compiler II fully utilizes the power, performance and area benefits of Artisan Physical IP and ARM POP IP in ARM processor implementations, including the latest premium ARM Cortex-A73 CPU on 16-/14-nanometer (nm) FinFET technologies. With work ongoing on the emerging 10nm and 7nm process nodes, the collaboration will enable adopters of ARM's mobile IP using IC Compiler II to continue to maximize performance and energy-efficiency while accelerating the delivery of innovative products to market.
"Leading-edge processors continue to push the envelope on speed and energy-efficiency, utilizing significant advancements in silicon technology," said Ron Moore, vice president of marketing for the physical design group at ARM. "In anticipation of this growing complexity, ARM has been working closely with Synopsys to put in place optimally-tuned standard cells, logic, and memory instances for IC Compiler II. In our testing, the combined solution delivered the full benefits of FinFET process technologies while demonstrating impressive throughput. We are continuing to collaborate with Synopsys on 10nm and 7nm design enablement."
IC Compiler II features many innovative technologies that make it suitable for high-performance, energy-efficient ARM processor implementations, resulting in an envelope of milliwatts/megahertz (mW/MHz) options for mobile applications. Fast library exploration, efficient early-data handling and automatic data-flow-driven floorplan prototyping make it possible to resolve primary design decisions with high accuracy. Novel optimization technologies, including the industry's first analytical physical synthesis engine, layer-aware promotion and physically-aware clock gate insertion, guide designers decisively toward frequency targets while keeping total-negative-slack (TNS) impact low. Fast parametric on-chip-variation analysis (POCV), global-route-based net estimation and signoff-accurate delay calculation ensure optimal correlation, less margining, and fewer engineering change orders (ECOs). Finally, advanced logic restructuring, active total-power optimization and global concurrent clock-and-data optimization technologies aggressively reduce area and power while ensuring timing closure.
"Since its market debut, IC Compiler II has seen tremendous customer response and has already enabled thousands of implementations across a multitude of advanced silicon applications," said Bijan Kiani, vice president of marketing for the Design Group at Synopsys. "Our ongoing collaboration with ARM on Artisan physical libraries and ARM POP IP, together with ARM processors, ensures our mutual customers can get the best performance and yield out of their foundry process while improving designer productivity and getting to market faster."
Availability
Artisan Physical IP and ARM POP IP support for IC Compiler II on leading FinFET foundry process nodes is now available. For more information, contact your ARM partner manager.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- ARM and Synopsys Collaboration Enables Optimized Implementation of ARM Cortex-A72 Processor-based SoCs with IC Compiler II
- Early Adopters of ARM Cortex-A73 CPU and Mali-G71 GPU Successfully Tape-out Using Synopsys' IC Compiler II
- Toshiba Expands Synopsys IC Compiler II Usage Across Groups to Shorten Design Cycle
- Synopsys Unveils IC Compiler II, Enabling a Game-Changing, 10X Increase in Physical Design Throughput
- Synopsys Expands Strategic Technology Collaboration with TSMC to Extend 3D-System Integration Solutions for Next-Generation High-Performance Computing Designs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |