Chip Process War Heats Up
Rick Merritt, EETimes
9/12/2016 09:00 PM EDT
SAN JOSE, Calif. – Although volumes are still small, fully depleted silicon-on-insulator could grow rapidly in the wake of Globalfoundries’ plans for a 12nm process. Whether Samsung or a new fab coming up in Shanghai will adopt FD-SOI will be a big factor, said veteran market watcher Handel Jones of International Business Strategies.
Ironically in a semiconductor industry traditionally focused on the next big thing, the aging 28nm node is likely to be the biggest process off all through 2025, according to the current IBS forecast.
The FinFET processes adopted by top chip makers Intel, Samsung and TSMC provide the highest performance and lowest power consumption. However in a 14nm equivalent, FD-SOI supports 16.8% lower cost per gate than FinFETs, Jones said. It also provides about 25% lower design cost and risk of needing a re-spin, he added.
E-mail This Article | Printer-Friendly Page |
Related News
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- AMD Acquisition of Xilinx Heats Up Competition with Intel
- S2C Announces Next-Gen Prodigy MDM Pro to Simplify and Speed Up FPGA Prototyping Debug Process
- SkyWater Licenses Key FDSOI Technology from MIT Lincoln Laboratory, Moves Up Availability of its 90 nm Strategic Rad-Hard by Process Offering
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
Breaking News
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU