Cache Controller Core from CAST Augments Cache-Less 32-bit Processors
WOODCLIFF LAKE, NEW JERSEY -- September 19 2016 -- A cache memory controller IP core available from semiconductor intellectual property provider CAST, Inc. brings cost- and resource-effective improvements in performance, bandwidth, and function to systems using cache-less 32-bit processors.
The new CACHE-CTRL Cache Controller IP Core enables the addition of single or multilevel cache memory to systems using cache-less 32-bit processors such as the BA20 PipeLineZero™ or ARM® Cortex®-M0 processors. This can significantly decrease the access time to energy-consuming DRAM, Flash, or EEPROM memories. It also allows these economical processors to run code directly from an off-chip NOR-flash device (Execute in Place, XIP) while minimizing the typical performance or power penalties of off-chip access.
The Cache Controller is easy to add to general purpose, digital signal processing (DSP), or application-specific instruction set (ASIP) processors in different types of embedded systems. It uses standard AMBA® AHB processor and memory interfaces, and supports clock gating. Mapping the core to any ASIC or FPGA technology is straightforward, as it has no special static RAM requirements and works with any standard, single-ported SRAM device.
The Cache Controller supports a four-way associative cache memory, and implements a Least Recently Used (LRU) replacement policy. Users can configure the number of cache lines and cache line width at synthesis time. The core is conservative in its use of silicon area; for example, when configured with eight words per line and 256 lines per set (1024 lines in total), it synthesizes to about 9,000 equivalent NAND2 gates. It also performs well—running over 1GHz in a typical 20nm technology—and has been silicon-proven.
Sourced from Silesia Devices, the new Cache Controller Core is available now from CAST. See www.cast-inc.com, email info@cast-inc.com, or call +1 201.391.8300 for more information.
|
CAST, Inc. Hot IP
Related News
- Andes Announces New RISC-V Processors: Superscalar 45-Series with Multi-core Support and 27-Series with Level-2 Cache Controller
- Andes Technology Features 32-bit A25MP and 64-bit AX25MP RISC-V Multicore Processors With Andes Custom Extension at TSMC 2019 Open Innovation Platform Ecosystem Forum
- ASolid Adopts AndesCore N9 for its AS2726 eMMC Controller to Deliver Competitive Market Advantage
- CAST Makes Evaluating 32-bit Processor IP Easier with Talos for BA20 Plus FreeRTOS
- eASIC and EnSilica Announce 16-bit and 32-bit Soft Processors for eASIC Nextreme Devices
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |