Cadence Delivers Integrated System Design Solution for TSMC InFO Packaging Technology
Companies collaborated to enable implementation, signoff and electro-thermal analysis tools to support customer designs using InFO packaging
San Jose, Calif., 21 Sep 2016 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the immediate availability of an integrated system design solution for TSMC’s advanced wafer-level Integrated Fan-Out (InFO) packaging technology, resulting from a collaboration between Cadence and TSMC that was announced earlier this year. Cadence is now offering implementation, signoff and electro-thermal analysis tools that enable concurrent multi-chip optimization for designs that incorporate InFO.
For more information on the Cadence® solution for TSMC’s InFO technology, please visit www.cadence.com/go/infoflow.
The Cadence solution includes:
- Cadence System-in-Package (SiP): Provides the InFO design and layout platform with enhanced features to generate the complete layout of the system, in-design design rule checking (DRC), and IC-level physical signoff.
- Multiple extraction solutions at the chip and package level: The Quantus™ QRC Extraction Solution and Allegro®-Sigrity™ Package Assessment and Extraction Option are specifically tailored for verifying InFO applications.
- Multiple IC signoff solutions: The Tempus™ Timing Signoff Solution provides cross-die/cross-InFO timing checks, the Voltus™-Sigrity Package Analysis offers multi-die concurrent electro-migration IR drop (EMIR) analysis, and the Cadence Physical Verification System (PVS) provides DRC and layout versus schematic (LVS) checking for InFO systems and heterogeneous dice.
- Sigrity IC package analysis and 3D modeling: Enables layer-based thermal, electro-magnetic interference (EMI), static and dynamic IR analysis, and a thermal-aware EM multi-die InFO system.
“The new flow provides customers with an unparalleled, holistic IC and packaging solution that covers the full spectrum of heterogeneous, multi-chip designs in InFO technology,” said Tom Beckley, senior vice president and general manager, Custom IC & PCB Group at Cadence. “By working closely with TSMC, we are enabling our mutual mobile and IoT customers to further shorten system design and verification cycle times so they can get to market faster.”
“We’ve seen continued demand for our InFO packaging technology because designers have the ability to integrate multiple chips into a single package while increasing design performance,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “Through our ongoing collaboration with Cadence, we’re bringing expanded capabilities to our customers so they can boost productivity and overcome competitive market pressures.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Expands Capabilities of Integrated Design and Analysis Flow for TSMC InFO Packaging Technology
- Cadence Delivers Support for TSMC InFO_MS Advanced Packaging Technologies
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Cadence Delivers New Design Flows Based on the Integrity 3D-IC Platform in Support of TSMC 3Dblox™ Standard
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |