TSMC Expands its 3D Menu
Options ‘slice across tech barriers’
Rick Merritt, EETimes
9/22/2016 09:15 PM EDT
SAN JOSE, Calif. – Taiwan’s largest semiconductor kitchen released its latest menu, a 3D matrix that spans process, packaging and applications-specific options.
TSMC described at an event here FinFET processes down to 7nm it will serve up over the next few months as well as an expanding set of 3D packaging options. “We are getting into a 3D x 3D era that will carry us into the next decade, said Jack Sun, chief technologist and vice president of R&D at TSMC.
The foundry will have volume production of its 10nm process before the end of the year and be ready to take orders for its 7nm process by April, said Sun. He showed two new variants in the works for the so-called InFO stacks analysts say Apple is now using for its A10 Fusion SoC. And he sketched out a handful of other 3D packaging options for different uses.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Silicon Creations Expands Clocking IP Portfolio on TSMC N2P Technology including Novel Temperature Sensor Design
- TSMC drives A16, 3D process technology
- TSMC Announces Breakthrough Set to Redefine the Future of 3D IC
- proteanTecs Joins TSMC 3DFabric™ Alliance, Expanding Its Support of the 3D IC Ecosystem
- The Importance of 3D IC Ecosystem Collaboration
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset