TSMC Expands its 3D Menu
Options ‘slice across tech barriers’
Rick Merritt, EETimes
9/22/2016 09:15 PM EDT
SAN JOSE, Calif. – Taiwan’s largest semiconductor kitchen released its latest menu, a 3D matrix that spans process, packaging and applications-specific options.
TSMC described at an event here FinFET processes down to 7nm it will serve up over the next few months as well as an expanding set of 3D packaging options. “We are getting into a 3D x 3D era that will carry us into the next decade, said Jack Sun, chief technologist and vice president of R&D at TSMC.
The foundry will have volume production of its 10nm process before the end of the year and be ready to take orders for its 7nm process by April, said Sun. He showed two new variants in the works for the so-called InFO stacks analysts say Apple is now using for its A10 Fusion SoC. And he sketched out a handful of other 3D packaging options for different uses.
E-mail This Article | Printer-Friendly Page |
|
Related News
- TSMC drives A16, 3D process technology
- TSMC Announces Breakthrough Set to Redefine the Future of 3D IC
- proteanTecs Joins TSMC 3DFabric™ Alliance, Expanding Its Support of the 3D IC Ecosystem
- The Importance of 3D IC Ecosystem Collaboration
- Cadence Expands Collaboration with TSMC and Microsoft to Accelerate Timing Signoff for Giga-Scale Designs on the Cloud
Breaking News
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU