CoWare and Denali Team to Speed Memory System Design and Verification
Integration of Denali MMAV and CoWare N2C products enables advanced memory system simulation and verification for system-on-chip designs
Palo Alto and San Jose, Calif.,---October 7, 2002 CoWare™ and Denali Software Inc. today jointly announced a solution that provides designers with an integrated platform for simulating memory and optimizing memory system performance for system-on-chip (SoC) designs. Denali's MMAV verification intellectual property (IP) software is now integrated with the CoWare N2C® system-level design environment.
By using Denali MMAV memory models in the CoWare N2C methodology, designers have access to robust simulation models for virtually any commercial memory device.
During simulation, the models provide valuable performance metrics for the memory system, and automatically test for potential design bugs at the memory interface. The C-based models from Denali are integrated directly with CoWare N2C, providing a seamless simulation and verification environment for advanced SoC development.
"The need to shorten the design cycle and increase system performance is crucial to success in digital consumer electronics market," said Seiji Yamaguchi, Group Manager of EDA, Matsushita Electric Industrial, Semiconductor Company. "We use N2C to verify chips for digital consumer electronics products. The integration with Denali's MMAV enabled us to analyze the performance of our memory system without leaving the N2C environment. This gave us a tremendous advantage in evaluating the impact of various memory system configurations on overall system performance, and we were able to use the same memory models at a later stage during functional verification."
"Memory can make or break system performance in today's complex SoC designs," says David Lin, Denali's vice president of applications engineering. "The integrated solution from CoWare and Denali gives designers the ability to optimize the impact of memory decisions at the bottom line."
"Increasing bandwidth requirements from new applications, and lack of specialized tools for memory simulation and analysis has made the interface to memory one of the most critical bottlenecks in system design," adds Pete Hardee, director of product marketing at CoWare. "Designers using CoWare and Denali will have a tremendous advantage because they can quickly analyze the effects of various memory architectures on overall chip performance."
Pricing and Availability
The integrated solution is available immediately as part of the standard product package for Denali's MMAV and CoWare N2C. For more information, contact Pete Hardee at pete@coware.com or Kevin Silver at kevin@denalisoft.com.
About CoWare
As the leading supplier of tools for system-level electronic design automation (EDA), CoWare, Inc. provides a platform-based design methodology that can cut system-on-a-chip (SoC) design time in half. As a founder and leader of SystemC, CoWare is driving the industry towards a unifying system design language. The CoWare software is employed by major systems, IP and semiconductor companies including Alcatel, ARM, Canon, Fujitsu, InterDigital, Matsushita, Motorola, Nokia, Samsung, Sanyo, Sony, STMicroelectronics, Tensilica and Toshiba. CoWare was recognized as the 5th fastest-growing private company in Silicon Valley in 2000 (1). For more information, visit www.CoWare.com.
About Denali Software, Inc.
Denali Software Inc. is the world's largest provider of comprehensive solutions for memory system selection, design, integration, and verification. Denali's Databahn™ product provides designers with the highest quality solution for producing memory controller cores for all of new and emerging DRAM memory technologies. Denali's MMAV™ product is the de facto industry standard for modeling and simulating memory during all phases of design and verification. Memory selection, memory controller configuration, and memory system performance analysis are supported through its online infrastructure at eMemory.com. More than 400 companies worldwide use Denali's tools, technology, and services to efficiently integrate new memory technologies into complex system designs for communication, consumer, and computer products. For more information, please visit Denali at www.denali.com or contact Denali directly at: 650/461-7200, or email: info@denali.com
Note to Editors: All trade names are either registered trademarks or trademarks of their respective holders.
|
Related News
- Denali Launches New Product to Speed System-On-Chip Verification
- Denali and CoWare Team on System-Level Verification Solutions
- Synopsys' DesignWare STAR Memory System's New Test and Repair Capabilities Speed Embedded Memory Repair Time by 10x
- Northwest Logic Uses Avery Design System’s High Bandwidth Memory (HBM) Model to Verify Its High-Performance HBM Controller IP Core
- SpringSoft and Synopsys Link Debug Technologies to Speed Protocol Verification for SoC Designs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |