TSMC Staffing R&D for 3nm Process
Julien Happich, EETimes
10/4/2016 10:46 AM EDT
PARIS — Taiwan Semiconductor Manufacturing Co., Ltd. (TSMC) will actively develop 5-nanometer process technology, while dedicating between 300 and 400 R&D personnel in developing a 3-nanometer process, ultimately aiming at the 1-nanometer manufacturing process, reports Taiwanese magazine CTimes.
In an interview, Dr. Mark Liu, President and Co-Chief Executive Officer of TSMC, said the company will use its three-dimensional stacked architecture technology to break the limitation of Moore's law and move toward the 3nm manufacturing node.
Liu stressed that TSMC has established the complete ecosystems with the intellectual property, automation solutions and equipment providers, and will continue to invest in technology development and research, and to make Taiwan become the strongest fortress in the global semiconductor industry.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Sofics releases its ESD technology on TSMC 3nm process
- MediaTek Successfully Develops First Chip Using TSMC's 3nm Process, Set for Volume Production in 2024
- Synopsys Accelerates Advanced Chip Design with First-Pass Silicon Success of IP Portfolio on TSMC 3nm Process
- TSMC Japan 3DIC R&D Center Completes Clean Room Construction in AIST Tsukuba Center
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset