Mentor Graphics, Northwest Logic, and Krivi Semiconductor Announce Availability of Complete DDR4 SDRAM IP Design and Verification Solution
WILSONVILLE, Ore., October 5, 2016 – Mentor Graphics® Corporation (NASDAQ: MENT), Northwest Logic and Krivi Semiconductor today announced the availability of a complete DDR4 SDRAM IP design and verification solution that enables ASIC and FPGA design teams to quickly design and verify DDR4 memory subsystems in the Mentor Graphics IP Partnership Program. Together, Mentor Graphics, Northwest Logic, and Krivi Semiconductor enable customers to reduce time-to-market by a factor of 2X by integrating complementary design and verification IP into a single flow. Northwest Logic provides silicon-proven, high-performance, easy-to-use memory controller design IP for use in both ASICs and FPGAs along with a comprehensive set of add-on cores, while Krivi Semiconductor offers state-of-the-art DDR PHY with DFI compatibility and minimum integration overhead. Mentor Graphics supplies a comprehensive, configurable, ready-to-go verification IP tool suite for memory controllers and interfaces.
The Mentor Graphics IP Partnership Program provides a complete ecosystem enabling rapid integration of design and verification IP for ASIC and FPGA design teams. By enabling early access to design IP from leading suppliers by Mentor Graphics, and reciprocal early access to Mentor Graphics’ Questa® Verification IP (QVIP) by leading design IP suppliers, the program provides high performance, high quality, pre-validated design IP, and pre-configured, easy-to-use, ready-to-go verification IP. As a result, SoC project teams can cut their IP design and verification time in half.
“The partnership between independent design IP and verification IP suppliers ensures unbiased validation,” said Mark Olen, Mentor Graphics product marketing group manager. “Working with Northwest Logic and Krivi Semiconductor enables our mutual ASIC and FPGA customers to integrate their DDR4 SDRAM design IP in half the time, while providing the highest levels of impartial verification quality.”
Northwest Logic provides its high-performance, high-quality, easy-to-use “To the Point Solutions” through a combination of design IP and services. “Our DDR4 SDRAM Controller Core is designed for use in applications requiring high memory throughput, high clock rates and full programmability,” said Brian Daellenbach, President of Northwest Logic. “By working with Krivi Semiconductor and Mentor Graphics, our customers have access to a complete DDR4 PHY, controller, and advanced verification solution.”
Krivi Semiconductor offers state-of-the-art DDR PHY with DFI compatibility and minimum integration overhead. “We have exhaustively validated our Multi-DDR PHY solution using Mentor Graphics DDR Questa VIP,” said Gyan Prakash, CTO. “We are pleased to work with memory controller vendors such as Northwest Logic, and become part of Mentor’s IP/VIP ecosystem.”
Mentor Graphics’ QVIP library provides engineers with standard UVM SystemVerilog components using a common architecture across a wide range of protocols, including DDR4 SDRAM memory. Test plans, compliance tests, test sequences, and protocol coverage are all included in source code format, allowing easy re-use, customization, and debug. The QVIP components also include a comprehensive set of protocol checks, error injection, and debug capabilities.
About Krivi Semiconductors
Krivi Semiconductor is a specialized company in DDR PHY, IO pad libraries and Analog clocking IPs. Krivi offers highest performance DDR PHY in smallest area and power besides offering friendly SoC integration. The highly motivated engineering team at Krivi takes advantage of decades of successful high volume IP creation experience to bring best-in-class AMS and wired interconnect PHY IP products. For more information about Krivi visit www.krivisemi.com
About Northwest Logic
Northwest Logic’s mission since being founded in 1995, is to provide high-performance, high-quality, easy-to-use “To the Point Solutions” using a combination of IP Cores and design services. Northwest Logic’s IP cores include high-performance PCI Express solution (PCI Express 4.0/3.0/2.1/1.1 cores and DMA cores and drivers), Memory Interface solution (HBM, MRAM, DDR4/3/2/1, LPDDR4/3/2/1, RLDRAM 3/II, and MIPI Solution (CSI-2, DSI/DSI-2). These solutions support a full range of platforms including ASICs, Structured ASICs, and FPGAs. For more information about Northwest Logic visit www.nwlogic.com.
About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of approximately $1.18 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/
|
Related News
- Mentor Graphics expands formal verification's reach with new cross-platform GUI and apps for sequential logic equivalence checking and CDC gate-level analysis
- DMAP Announces Development of DO-254 DAL A Complex Semiconductor IP, Fully Verified with Mentor Graphics Questa® Functional Verification Platform
- Mentor Graphics Questa Functional Verification Platform Selected by Cypress Semiconductor
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM
- OCP-IP Announces Availability of Mentor Graphics CheckerWare Library of Verification IP
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |